### **PCT**

### WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>3</sup>:

G06F 11/00, 11/14

A1

(11) International Publication Number: WO 84/ 03968

(43) International Publication Date: 11 October 1984 (11.10.84)

(21) International Application Number: PCT/US84/00400

(22) International Filing Date: 14 March 1984 (14.03.84)

(31) Priority Application Number: 480,996

(32) Priority Date: 30 March 1983 (30.03.83)

(33) Priority Country: US

(71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088 (US).

(72) Inventors: BRCICH, Joseph, A.; 3112 Kimlee Drive, San Jose, CA 95132 (US). LEVY, Roy, J.; 1058 Cascade Drive, Sunnyvale, CA 94087 (US). MADEWELL, Jimmy; 115 Red River Way, San Jose, CA 95136 (US). THREEWITT, N., Bruce; 109 Elm Wood Court, Los Gatos, CA 95030 (US).


(74) Agent: KING, Patrick, T.; 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088 (US).

(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), JP, LU (European patent), NL (European patent), SE (European patent).

Published

With international search report.

(54) Title: APPARATUS FOR CONTROLLING ACCESS TO A MEMORY



#### (57) Abstract

A computer system having a central processing unit (12), a dynamic memory controller (26) an error detection and correction network (16) and a dynamic memory (14) for storing data that are subject to being refreshed and to data bit errors. The dynamic memory controller (26) has a refresh mode for controlling access to the memory only to refresh the data, a refresh with error detection and correction mode, for controlling access to the memory to merge or simultaneous refresh a row of data while detecting and correcting data bit errors, and a read/write mode for controlling access to the memory in response to CPU requests for a read/write memory operation.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	KR	Republic of Corea
AU	Australia	LI	Liechtenstein
BE	Belgium	LK	Sri Lanka
BG	Bulgaria	LU	Luxembourg
BR	Brazil	MC	Monaco
CF	Central African Republic	MG	Madagascar
CG	Congo	MR	Mauritania
CH	Switzerland	MW	Malawi
		NL	Netherlands
CM	Cameroon	NO	Norway
DE	Germany, Federal Republic of		•
DK	Denmark	RO	Romania
FI	Finland	SD	Sudan
FR	France	SE	Sweden
GA	Gabon	SN	Senegal
GB	United Kingdom	SU	Soviet Union
HU	Hungary	TD	Chad
JP ·	Japan	TG	Togo
KP	Democratic People's Republic of Korea	US	United States of America
VL	Democratic replies grephonic of gorea	OB	

### Description

## "APPARATUS FOR CONTROLLING ACCESS TO A MEMORY"

### Technical Field

The present invention relates generally to apparatus for controlling access to a memory 5 and, more particularly, to a controller for controlling access to a dynamic memory storing data that are subject to being refreshed and to data bit errors.

#### Background Art 10

15

20

25

30

Memories are used in computer systems to store data in the form of, for example, computer data words having a number of bits. A dynamic memory is one type or class of memory that is widely used because of its many advantages, such as low cost per bit. A dynamic random access memory subsystem typically has a plurality of rows and columns for storing the data, and may comprise a plurality of banks, each with a plurality of rows and columns.

One disadvantage of the dynamic memory, and for well-known reasons, is that the stored data, whether correct or incorrect, must be periodically refreshed. Another disadvantage, and also for well-known reasons, is that the stored data are subject to bit errors which cause correctly stored data to become incorrect. errors can be "soft" or "hard" errors, as also is well-known. For example, a given bit of a data word, after being correctly written into a bit location, may randomly and non-destructively to the



10

15

20

25

30

35

memory change state due to a variety of factors such as sensitivity to alpha-particle ionization, thereby creating a soft bit error. Both of these dynamic memory problems are solved in the following manner.

In addition to the dynamic memory subsystem, the computer system will have, generally, a central processing unit (CPU), a dynamic memory controller (DMC) for controlling access to the memory, an error detection and correction (EDC) unit which receives data from the memory and transfers data to the CPU over a system data bus, and a timing controller for the DMC and the EDC unit. Also, generally, the computer system will have at least two modes of operation, one being a normal read/write mode in which the CPU requests access to the memory and the other being a refresh mode to refresh the data. The latter occurs during a background period when the CPU may not be requesting or is not granted such access to the memory.

For the refresh mode, the dynamic memory controller will internally generate sequential refresh addresses to rows of stored data in the memory. Typically, one entire row of data in each bank for a given refresh address is refreshed during a refresh cycle. The memory accessing for refresh purposes is known as an address function since the data stored in the addressed row are only refreshed and are not read.

For the read/write mode, the dynamic memory controller responds to a row, column and bank address received from the CPU by addressing the memory to, for example, read a stored data word at that location. The read data word is then fed



15

to the error detection and correction unit, which eltner passes this data word through to the CPU over the system bus if it is correct, or first, if possible, corrects the data using a read-modifywrite (RMW) cycle by which the incorrect data word is detected and corrected, if possible, then written into the memory and then transferred to the CPU. This type of memory access is known as an address and data function since the memory is addressed and the data word is acted upon. the refreshing of the data and the error detection and correction of the data are performed independently of one another, resulting in several disadvantages.

One disadvantage of this independent operation is that the data words that are stored in the memory and not periodically requested by the CPU can accumulate multiple-bit errors. For example, as is known, the error detection and correction unit may be able to detect multiple-bit 20 errors, but may only be able to correct single-bit errors in a given data word. Another disadvantage is that the memory read/write cycle is relatively long due to the time required to perform the error detection and correction function, including the 25 read-modify-write cycle, thereby significantly degrading system performance.

### Summary of the Invention

The invention is an apparatus for controlling access to a memory storing data which 30 are subject to being refreshed and to data bit errors, comprising means for addressing the memory only to refresh the data and means for addressing the memory to simultaneously refresh the data and



10

15

30

detect and correct the data bit errors.

In accordance with the present invention, either of two refresh control modes can be performed during a background period when access to the memory by a CPU for read/write purposes is not requested or granted. One is a refresh mode in which the memory is addressed only to refresh the The other is a mode in which the memory is accessed to simultaneously refresh the data and detect and correct data bit errors. As will be more specifically described, the latter mode has the advantages of cleansing each data word of single-bit errors, thereby preventing multiple-bit errors from accumulating, and increasing the speed of the memory read/write mode without significantly increasing the overhead time needed to perform this background function.

### Brief Description of the Drawings

Fig. 1 is a block diagram of a computer 20 system.

Fig. 2 is an illustration of an address used to access a memory.

Fig. 3 is a block diagram of a dynamic memory controller of the present invention.

### 25 Best Mode for Carrying Out The Invention

Fig. 1 shows an overall computer system 10 having a central processing unit (CPU) 12, a dynamic memory 14 for storing data words, an error detection and correction network 16 and a system data bus 18. The error detection and correction network 16 transfers data words between the dynamic memory 14 and system data bus 18 via an internal

10

3υ

data bus 20 and an internal data bus 22, while another internal data bus 24 transfers data words between the system data bus 18 and the CPU 12. Thus, data words are transferred from the dynamic memory 14 to the CPU 12 over the internal data bus 20, the error detection and correction network 16, the internal data bus 22, the system data bus 18 and the internal data bus 24, with the reverse path occurring for a data word transfer from the CPU 12 to the memory 14. In a conventional manner, memory 14 can comprise a plurality of banks, for example, four banks  $B_0-B_3$ , with each bank  $B_0-B_3$  having a plurality of rows and a plurality of columns.

A dynamic memory controller (DMC) 26 controls access to the memory 14 under four modes 15 to be described more fully below, including (0) refresh without error detection and correction, (1) refresh with error detection and correction, (2) read/write and (3) clear. The dynamic memory controller 26 receives address data from the CPU 12 20 over an address bus 28 and produces memory access address data on an address bus 30, row address strobe (RAS) lines 32 and column address strobe (CAS) lines 34. As will be further described, depending on the mode of operation, the dynamic 25 memory controller 26 will either respond to the address data received on address bus 28 or generate internally its own address data for accessing the memory 14 over bus 30, lines 32 and lines 34.

A timing controller 36 controls the dynamic memory controller 26 via a control line 38 and a timing control or delay 40 that is coupled between the dynamic memory controller 26 and the controller 36 via lines 42 and lines 44. The



10

15

20

25

controller receives memory control data over control lines 46 from the CPU 12, produces a write enable ( $\overline{\text{WE}}$ ) signal over a line 48 to control the reading or writing of the data words on memory 14 and also controls the error detection and correction network 16 over control lines 50.

Fig. 2 illustrates an address word 52 of a predetermined bit length that is used for describing the accessing of the memory 14, as will be discussed more specifically below. The address word 52, as shown, can be generated by the CPU 12 or internally by the dynamic memory controller 26. The address word 52 has a row address portion 52R, a column address portion 52C and a bank address portion 52B. The row address portion 52R comprises the least-significant bits (LSB), the column address portion 52C the next-more-significant bits and the bank address portion 52B the most-significant bits (MSB) of the address word 52. The number of bits in each address portion 52R, 52C, 52B will depend on the size and configuration of the memory 14. For example, assume that the memory 14 has the four banks  $B_0-B_3$ , with 128 rows and 512 columns per bank  $B_0-B_3$ . The row address portion 52R will have seven bits, the column address portion 52C will have nine bits and the bank address portion will have two bits. It will be easily appreciated that the bit length of each portion 52R, 52C, 52B can be different, again depending upon the size and configuration of the memory 14.

Fig. 3 shows the dynamic memory controller 26 which controls access to the memory 14 under the previously mentioned four modes of operation. The dynamic memory controller 26



receives a 2-bit mode control (MC) word having bits  ${
m MC}_0$  and  ${
m MC}_1$  over two lines 54. TABLE I lists the four different modes identified by  ${
m MC}_0$  and  ${
m MC}_1$ , as follows:

5	TABLE I			
	$^{ exttt{MC}}_{1}$	MC <sub>0</sub>	MODE (0-3)	
	0	0	Refresh without error uetection and correction	
10	0	. 1	Refresh with error detection and correction, or INITIALIZATION	
	. 1	0	Read/Write	
	1	1	Clear	

Specifically, Mode 0 is the refresh mode without error detection and correction in which 15 access to the memory 14 occurs only for refreshing the data words. Mode 1 is a refresh mode with error detection and correction in which access to the memory 14 occurs for simultaneously refreshing the data words and detecting and correcting any bit 20 errors or for initializing the memory on power-up. Mode 2 is a normal read/write mode in which access to the memory 14 is controlled for reading or writing data. Mode 3 is a clear mode and is used for purposes of clearing the dynamic memory 25 controller 26, as will be further described.

A latch shown generally at 56 is used to store the address word 52 received from the CPU 12 over the address bus 28 for Mode 2. Latch 56 includes a row address latch 56R, a column address latch 56C and a bank address latch 56B. Latch 56R stores the row address portion 52R, e.g., bits 0-8, latch 56C stores the column address portion 52C,



10

15

20

e.g., bits 9-17, and latch 56B stores the bank address portion 52B, i.e., two select bits SELO and SELI which identify one of the four banks  $B_0^{-B_3}$  of the memory 14 to be selected. A latch enable (LE) signal is received by the latch 56 on a line 57. LE is an active high input which causes the latch 56 to be transparent, thereby allowing each latch 56R, 56C, 56B to accept new input address data on bus 28. When LE is low, the input address data are latched by latches 56R, 56C, 56B.

An address counter shown generally at 58 is used to generate internally address data for Mode 0 and for Mode 1. Address counter 58 includes a row address counter 58R producing row address portion 52R, a column address counter 58C producing column address portion 52C and a bank address counter 58B producing bank address portion 52B. Address counter 58 is cleared by the output of an AND gate 60 over a line 61, with the inputs to gate 60 being bits MC<sub>1</sub> and MC<sub>2</sub> carried on the lines 54. When MC<sub>1</sub> and MC<sub>2</sub> are logic 11 (see TABLE I), gate 60 is enabled to clear address counter 58 via line 61.

25 output of an AND gate 62 on a line 63. One input to gate 63 on a line 64 is a row address strobe input RASI and the other input on a line 65 is an enabling signal from the output of an OR gate 66. MC<sub>0</sub> is provided directly as one input to gate 66 while MC<sub>1</sub> is provided via an inverter 67 and a line 68 as the other input to gate 66. Thus, for Mode 0, Mode 1 and Mode 3, gate 66 will have a logic 1 at one or both of its inputs to produce a logic 1 enabling signal on line 65 to



.30

enable gate 62. Then, when  $\overline{RASI}$  goes high, gate 62 outputs a logic 1 on line 63 to clock address counter 58.

A 4-port multiplexer 70 receives the row address portion 52R stored in latch 56R over lines 72, the column address portion 52C stored in latch 56C over lines 74, the row address portion 52R generated by row address counter 58R over lines 76 and the column address portion 52C generated by the column address counter 58C over lines 78. 10 Multiplexer 70 switches any one of these four inputs to an output on lines 80 in response to a 4bit word  $S_0-S_3$  generated by a multiplexer control 82 on lines 84.

Multiplexer control 82 responds to  $MC_0$ , 15 MC<sub>1</sub> carried on line 54, as well as a multiplexer select (MSEL) signal received on a line 86. When MSEL is high or logic 1, the lower order bits on lines 72 or on lines 76, i.e., the row address portion 52R, is switched to output lines 80 20 depending on the mode defined by  ${
m MC}_0$ ,  ${
m MC}_1$ , and when MSEL is low, the higher order bits on lines 74 or lines 78, i.e., the column address portion 52C, is switched to lines 80 also depending on the mode defined by  $MC_0$ ,  $MC_1$ . 25

A row address strobe ( $\overline{RAS}$ ) decoder 88 has one input coupled to the output of latch 56B over lines 90. RAS decoder 88 also has an input coupled over a line 92 to the output of an inverter 94 whose input is RASI. RAS decoder 88 also decodes  $MC_0$ ,  $MC_1$  which are received via lines 54 and provides its outputs on lines 96.

The decoded outputs on lines 96 can be any one or all of four row address strobe  $\overline{RAS}_0$ - $\overline{RAS}_3$ 



15

20

25

30

signals for activating banks  $B_0-B_3$  respectively. While not shown, the row address portion 52R switched by multiplexer 70 onto lines 80 will be latched in the memory 14 in response to  $\overline{RAS}_0-\overline{RAS}_3$ . For Mode 0 (refresh without error detection and correction) and for Mode 1 (refresh with error detection and correction),  $\overline{RAS}$  decoder 88 responds by outputting all four active  $\overline{RAS}_0-\overline{RAS}_3$  in response to  $\overline{RASI}$ . For Mode 2 (read/write), one of  $\overline{RAS}_0-\overline{RAS}_3$  will go active low, as identified by SELO, SEL1 on lines 90, in response to  $\overline{RASI}$ .

A column address strobe ( $\overline{\text{CAS}}$ ) decoder 98 receives the output of bank latch 56B over the lines 90, as well as the output of bank counter 58B over lines 100.  $\overline{\text{CAS}}$  decoder 98 also responds, via an inverter 101 and input line 101a, to a column address strobe input  $\overline{\text{CASI}}$  carried on a line 102, as well as MC<sub>0</sub>, MC<sub>1</sub> on line 54.

The decoded output of  $\overline{\text{CAS}}$  decoder 98 is produced on lines 104 and can be any one of four column address strobe  $(\overline{\text{CAS}}_0 - \overline{\text{CAS}}_3)$  signals for activating banks  $B_0^{-B_3}$  respectively. While not shown, the column address portion 52C switched by multiplexer 70 onto lines 80 will be latched in the memory 14 in response to  $\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$ . For Mode 0 (refresh without error detection and correction), all four  $\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$  remain inactive. For Mode 1 (refresh with error detection and correction), one of four  $\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$ , as identified by the bank address portion 52B on lines 100, is produced on lines 104 in response to  $\overline{\text{CASI}}$ . For Mode 2 (read/write), one of four  $\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$ , as identified by the bank address portion 52B on lines 90, is produced on lines 104 in response to CASI.



10

15

20

25

30

35

A chip select  $(\overline{CS})$  signal on a line 106 is used to enable multiplexer control 82,  $\overline{RAS}$  decoder 88 and  $\overline{CAS}$  decoder 98. When  $\overline{CS}$  is low, the dynamic memory controller 26 operates in a normal manner to be described below in all four modes of operation. When  $\overline{CS}$  goes high, the dynamic memory controller 26 still performs the Mode 0 and Mode 1, but does not perform Mode 2.

Also shown generally at 108 is an output driver circuit that is enabled by an output enable (OE) signal to drive or to disable the output signals of multiplexer 70, RAS decoder 88 and CAS decoder 98. These respective outputs are produced on address bus 30, RAS lines 32 and CAS lines 34.

With reference again to Fig. 1, the timing controller 36 is similar to prior controllers used in computer systems which can perform, independently, a refresh mode and a read/write mode in which error detection and correction can occur. In addition, however, controller 36 will respond to control signals received from the CPU 12 over lines 46 for purposes of the present invention. Controller 36, at the appropriate time, will output RASI on line 42, which after a delay provided by delay 40, outputs RASI on line 44 to be received on line 64 of the dynamic memory controller 26. Delay 40 has timing

taps (not shown) whose outputs in sequence and in response to  $\overline{\text{RASI}}$  are MSEL and  $\overline{\text{CASI}}$ . Controller 36 also decodes control signals from the CPU 12 to output MC<sub>0</sub>, MC<sub>1</sub> on line 38 and that are carried by lines 54 of the dynamic memory controller 26.

The four modes of operation of the dynamic memory controller 26 now will be described, followed by a description of the overall operation



25

30

of computer system 10.

# Mode 0 - Refresh Without Error Detection and Correction

For this mode, in which MC, MC, are at logic 00, multiplexer control 82 controls multiplexer 70 in response to MC1, MC1, to couple lines 76 to lines 80. Therefore, as row counter 58R is clocked by the output of gate 62 on line 63 in response to the enabling signal on line 65 and RASI on line 64, each row address portion 52R from 10 row counter 58R is switched from lines 76 to lines 80 and outputted to the memory 14 via address bus 30. RAS decoder 88 responds to RASI on line 64 via inverter 94 and to  ${
m MC}_0$ ,  ${
m MC}_1$  by outputting all four  $\overline{\text{RAS}}_0$ - $\overline{\text{RAS}}_3$ , thereby activating the plurality of rows 15 of all banks  $B_0-B_3$ .  $\overline{CAS}$  decoder 98 responds to  $MC_0$ ,  $MC_1$  by outputting no active  $\overline{CAS}_0$ - $\overline{CAS}_3$  on lines 96, thereby deactivating the plurality of columns of all banks B<sub>0</sub>-B<sub>3</sub>.

Consequently, a given row in each bank  $B_0$ - $B_3$  of memory 14 is activated at the address specified by the particular row address portion 52R of the row counter 58R. Thus, four rows of data in memory 14, one in each bank  $B_0$ - $B_3$ , can be refreshed simultaneously during a refresh cycle.

Thereafter, with each generation of  $\overline{RASI}$  on line 64, row counter 58R is clocked to produce a new row address portion 52R on lines 76 that is coupled by multiplexer 70 to lines 80. Therefore, another group of four rows, one in each bank  $B_0^{-B_3}$  of memory 14, is refreshed. This process of incrementing row counter 58R will continue with each generation of  $\overline{RASI}$ , whereby all the rows of memory 14 are refreshed.



15

20

25

30

# Mode 1 - Refresh With Error Detection and Correction (or Initialization)

For this mode, MC<sub>0</sub>, MC<sub>1</sub> are at logic 01. Multiplexer control 82 responds to MC<sub>0</sub>, MC<sub>1</sub> and to MSEL to cause multiplexer 70 to couple the row address portion 52R of row counter 58R on lines 76 or the column address portion 52C of column counter 58C on lines 78 onto lines 80. When MSEL is high, lines 76 are coupled to lines 80 and when MSEL is low, lines 78 are coupled to lines 80, as previously mentioned.

Also, during this mode  $\overline{\text{RAS}}$  decoder 88 responds to  $\overline{\text{RASI}}$  on line 64, via inverter 94 and line 92, and to MC<sub>0</sub>, MC<sub>1</sub> to produce all four active signals  $\overline{\text{RAS}}_0$ - $\overline{\text{RAS}}_3$  for activating the plurality of rows in the four banks  $B_0$ - $B_3$ . Furthermore,  $\overline{\text{CAS}}$  decoder 98 responds to  $\overline{\text{CASI}}$  on line 102 via inverter 101, to MC<sub>0</sub>, MC<sub>1</sub> and to the bank address portion 52B from bank counter 58B to output on lines 104 one of the four signals  $\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$  for respectively activating one of the plurality of columns of one of the banks  $B_0$ - $B_3$ .

In operation, assume that the address counter 58 has been cleared and that the first RASI on line 64 for the first refresh cycle has been generated, which clocks address counter 58. As a result, and with MSEL high, four rows, one in each bank  $B_0^-B_3$ , are addressed by the row address portion 52R from row counter 58R and are refreshed in unison. Then during the generation of this first RASI, when MSEL goes low, the column address portion 52C from column counter 58C is coupled to memory 14, whereby the data word in the addressed column in one bank  $B_0^-B_3$  activated by one  $\overline{\text{CAS}}_0^-\overline{\text{CAS}}_3$ 



in response to the bank address portion 52B and  $\overline{CASI}$  is read.

5

10

15

20

30

The data word that is read is then coupled to the error detection and correction network 16 which then performs a conventional read-modify-write (RMW) cycle, during which a conventional error detection and correction algorithm is utilized to detect and correct bit errors. When the algorithm is completed, if an error was detected, the data word is written into the current addressed location of memory 14 for this first refresh cycle.

Then, after an appropriate refresh period delay, a second  $\overline{RASI}$  is produced on line 64 for a second refresh cycle. Address counter 58 again is clocked by this RASI. Since the row address portion 52R is the lowest order address portion, with the column address portion 52C and the bank address portion 52B the higher and highest address portions, respectively, the same column in the same bank  $B_{0}-B_{3}$  is addressed and activated, but a new group of four rows, one in each of the four banks B<sub>0</sub>-B<sub>3</sub>, is addressed and activated. Consequently, for this second refresh cycle, when MSEL is high, the new group of four rows is refreshed. Thereafter, when MSEL goes low, a new data word is read and fed to the error detection and correction network 16, whereby another read-modify-write cycle is performed, as previously described.

This process of clocking address counter 58 with RASI in preparation for each refresh cycle, and then performing the refresh with error detection and correction during each refresh cycle continues as described above. Note that after row



15

counter 58R is clocked to capacity, on the next refresh cycle the column counter 58C will be incremented to address a new column in the one bank  $B_0-B_3$  and the row counter 58R will restart at its first row address portion 52R. Thereafter, when the column counter 58C is clocked to capacity, on the next  $\overline{RASI}$  the bank counter 58B is incremented, whereby another bank  $B_0-B_3$  will be activated. The row and column addressing then continues as described above to refresh with error detection and correction the entire memory 14.

Furthermore, this particular Mode 1 is also used for initialization purposes when power is first supplied to the computer system 10. With this mode, by which the entire memory 14 is accessed, a known data pattern can be written to initialize the memory 14.

#### Mode 2 - Read/Write

For this mode in which MC<sub>0</sub>, MC<sub>1</sub> are logic 10, the input address 52 received from the CPU 12 is latched in latch 56. Multiplexer control 82 responds to MC<sub>0</sub>, MC<sub>1</sub> and to MSEL by first causing multiplexer 70 to select the row address portion 52R on lines 72 and then to select the column address portion 52C on lines 74. Both the RAS decoder 88 and the CAS decoder 98, in response to RASI and CASI, respectively, decode the bank address portion 52B on lines 90 to output on lines 96 one RAS<sub>0</sub>-RAS<sub>3</sub> and one CAS<sub>0</sub>-CAS<sub>3</sub>, respectively, whereby one bank B<sub>0</sub>-B<sub>3</sub> is activated.

Consequently, data are read or written to the addressed location of memory 14 via error detection and correction network 16.



As the CPU 12 requests other accesses to the memory 14 during this mode, other addresses will be stored in latch 56. The same operation as described above is performed by the dynamic memory controller 26 to access the memory 14 at the memory location identified by the particular address 52 stored in latch 56.

### Mode 3 - Clear

This mode is used to clear the address

counter 58 and to place the address counter 58 into the start of the refresh sequence described above, i.e., refresh only (Mode 0) or refresh with error detection and correction (Mode 1). In this mode, MC<sub>0</sub>, MC<sub>1</sub> are logic 11, whereby AND gate 60 is enabled to clear address counter 58. In addition, RAS decoder 88 responds to MC<sub>0</sub>, MC<sub>1</sub> by outputting all four RAS<sub>0</sub>-RAS<sub>3</sub>, whereas CAS decoder 88 outputs inactive CAS<sub>0</sub>-CAS<sub>3</sub>.

### Overall System Operation

As an example of the operation of computer system 10, assume that the CPU 12 is online and is requesting access to the memory 14.

Also assume that the dynamic memory controller 26 is not performing the background function of Mode 0 or Mode 1. Therefore, in response to control signals from the CPU 12, controller 36 will output the control signals previously described for Mode 2. The dynamic memory controller 26 will then perform the read/write memory accessing function.

Periodically, and in response to control signals from the CPU 12, controller 36 will generate the control signals to place the dynamic



memory controller 26 in Mode 0 or Mode 1.

Therefore, either refresh or refresh with error detection and correction can be performed.

Alternatively, and similar to prior computer systems 10, controller 36 can initiate the control signals to place the dynamic memory controller 26 in Mode 0 or Mode 1 if the CPU 12 has not, within a predetermined time, requested these modes via the control signals on lines 46.

In summary, by providing a refresh with 10 error detection and correction, i.e., mode 1, the data words stored in memory 14 can be periodically creansed of single-bit errors, thereby minimizing the likelihood of multiple-bit errors accumulating in a given data word. Thus, for example, should a 15 single-bit error appear in a data word, it can be detected and corrected by the error detection and correction network 16 and then the corrected data word rewritten into the memory 14. The additional time required to perform the error detection and 20 correction function during the cycle that a row of data is being refreshed, i.e., the merging or simultaneous operation of refresh with error detection and correction for each refresh cycle as described for Mode 1, does not significantly 25 degrade system performance. For example, characteristically, dynamic memories such as memory 14 spend approximately 2% of their bandwidth for performing refresh only (Mode 0), which means that the memory 14 can be available to the CPU 12 for a 30 read/write operation (Mode 2) with about a 98% bandwidth. By merging refresh with error detection and correction (Mode 1), and employing, for example, a 450-nsec. read-modify-write cycle for



10

15

the error detection and correction portion of Mode 1, the bandwidth for performing refresh with error detection and correction increases only to about 2.9%, thereby reducing memory availability by the CPU 12 only to about 97%.

While memory availability is reduced to 97%, the speed of the memory read/write Mode 2 is significantly increased. This is because fewer data words stored in memory 14 will have bit errors, thereby enabling the error detection and correction network 16 to directly and quickly pass through the data words onto bus 18.

Other aspects, objects and advantages of the present invention can be obtained from a study of the drawings and the appended claims.



5

10

5

#### Claims

- 1. Apparatus for controlling access to a memory storing data which are subject to being refreshed and to data bit errors, comprising:
- a) means for addressing the memory only to refresh the data; and
  - b) means for addressing the memory to simultaneously refresh the data and detect and correct the data bit errors.
  - 2. Apparatus, according to claim 1, wherein the memory has rows and columns, and wherein said means for addressing the memory to simultaneously refresh the data and detect and correct the data bit errors comprises:

means for generating memory addresses having an address bit length, in which for each of the memory addresses a number of address bits are row addresses and a number of address bits are column addresses.

- 3. Apparatus, according to claim 2, wherein said address bits of said row addresses are least-significant bits and said address bits of said column addresses are more-significant bits.
- 4. Apparatus, according to claim 2, wherein said means for addressing the memory only to refresh the data comprises said means for generating memory addresses having a bit length generating said row addresses.



5

- 5. Apparatus, according to claim 2, wherein the memory has a plurality of banks, each of the banks having a plurality of the rows and a plurality of the columns, and wherein said memory addresses further comprise a number of bank identifying bits identifying any one of the plurality of banks.
  - 6. Apparatus, according to claim 5, wherein said address bits of said row addresses are the least-significant bits, said address bits of said column bits are the next-more-significant bits and said bank identifying bits are the most-significant bits.
  - 7. Apparatus, according to claim 2, wherein said bit length of said row addresses and said bit length of said column addresses are variable in dependence on the size of the memory.
  - 8. A controller for controlling access to a dynamic random access memory having a plurality of banks, each of the banks having a plurality of rows and columns and the memory storing data which are subject to being refreshed and to data bit errors, comprising:
  - a) first means for randomly addressing any one row and any one column of any one bank to read or write the data thereat;
- b) second means for simultaneously addressing one row in each bank to refresh the data stored thereat, said second means for simultaneously addressing sequencing through each row in each bank;



5

- one column of one bank to simultaneously refresh the data and to detect and correct a data bit error in the data stored thereat, said third means for addressing sequencing through each row at the addressed column and bank; and
  - d) said second means for simultaneously addressing and said third means for addressing including, in common, an address counter for producing addresses having a row address portion of least-significant bits, a column address portion of next-more-significant bits and a bank address portion of most-significant bits.
    - 9. A controller, according to claim 8, wherein said third means for addressing comprises:
    - a) means for producing a plurality of active row address strobe signals for activating the plurality of banks, respectively; and
    - b) means, responsive to said bank address portion, for producing any one of a plurality of active column address strobe signals for activating one of the plurality of columns, respectively.
    - 10. A controller, according to claim 9, wherein said means for producing a plurality of active row address strobe signals comprises:
  - a) means for carrying a row address strobe input;
    - b) means for carrying a mode control input identifying a mode of operation; and
    - c) means for decoding said row address strobe input and said mode control input to output said active row address strobe signals.



5

10

- 11. A controller, according to claim 10,
  wherein said means for producing any one of a
  plurality of active column address strobe signals
  comprises:
- a) means for carrying a column address strobe input; and
  - b) means for decoding said column address strobe input, said mode control input and said bank address portion to output said any one of said column address strobe signals.
  - 12. A controller, according to claim 8,
    wherein said second means for simultaneously
    addressing comprises:
  - a) means for producing a plurality of active row address strobe signals for activating the plurality of banks, respectively; and
  - b) means for producing a plurality of deactivating column address strobe signals for deactivating the plurality of columns, respectively.
  - 13. A controller, according to claim 12, wherein said means for producing a plurality of active row address strobe signals comprises:
  - a) means for carrying a row address
    strobe input;
  - b) means for carrying a mode control input identifying a mode of operation; and
- c) means for decoding said row address strobe input and said mode control input to output 10 said active row address strobe signals.



10

- 14. A controller, according to claim 13, wherein said means for producing a plurality of column address strobe signals for deactivating the plurality of columns comprises:
- a) means for carrying a column address strobe input; and
- b) means for decoding said column address strobe input, said mode control input and said bank address portion to output said column address strobe signals.
- memory having a plurality of banks, and a plurality of rows and a plurality of columns for each of the plurality of banks, the memory storing data which are subject to being refreshed and to data bit errors, said controller having a read/write mode, a refresh mode and a refresh with error detection and correction mode, comprising:
- a) a latch for storing first address data

  for randomly addressing the memory for the

  read/write mode, the first address data having a

  first row address portion, a first column address

  portion and a first bank address portion;
- b) an address counter for generating

  second address data for addressing the memory for
  the refresh mode and the refresh with error
  detection and correction mode, the second address
  data having a second row address portion, a second
  column address portion and a second bank address
  portion;
  - c) means for carrying a row address strobe input, a column address strobe input, a mode control input identifying any one said mode and a multiplexer select input;



- d) multiplexer means, responsive to said mode control input and said multiplexer select input, for outputting to the memory the first row address portion and the first column address portion for the read/write mode or the second row address portion and the second column address portion for the refresh mode or the refresh with error detection and correction mode;
- e) row address strobe decoder means,
  responsive to said first bank address portion, said
  mode control input and said row address strobe
  input, for producing and outputting to the memory
  any one of a plurality of row address strobe
  signals for the read/write mode and for producing
  and simultaneously outputting all of the plurality
  of row address strobe signals for the plurality of
  banks, respectively, for the refresh mode and for
  the refresh with error detection and correction
  mode; and
- f) column address strobe decoder means,
  responsive to said first bank address portion, said
  second bank address portion, said mode control
  input and said column address strobe input, for
  producing and outputting to the memory any one of a
  plurality of activating column address strobe
  signals for the read/write mode and the refresh
  with error detection and correction mode and all of
  a plurality of deactivating column address strobe
  signals for the refresh mode.
  - 16. A controller, according to claim 15, wherein said address counter is clocked in response to said row address strobe input.



- 17. A controller, according to claim 16, wherein said address counter is cleared in response to said mode control input.
- 18. A controller, according to claim 17, wherein said address counter comprises:
- a) a row counter for producing the second row address portion;
- b) a column counter for producing the second column address portion; and
  - c) a bank counter for producing the second bank address portion.
  - 19. A controller, according to claim 15, further comprising timing controller means for generating said row address strobe input, said column address strobe input and said mode control input.






FIG. 1




FIG. 2






FIG. 3



#### INTERNATIONAL SEARCH REPORT

International Application No PCT/US84/00400 I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) 3 According to International Patent Classification (IPC) or to both National Classification and IPC 11/14 U.S. G06F Minimum Documentation Searched 4 Classification Symbols Classification System U.S. 371/13, 38; 365/200, 222 Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched 5 III. DOCUMENTS CONSIDERED TO BE RELEVANT 14 Relevant to Claim No. 18 Citation of Document, 16 with indication, where appropriate, of the relevant passages 17 Category \* US, A, 4,183,096, (Cenker et al.), (08 January 1980) 1 - 18Υ 1-18 US, A, 4,319,356, (Kocol et al.), (09 March 1982) Y 1-18 US, A, 4,369,510, (Johnson et al.), (18 January 1983) Y US, A, 4,380,812, (Ziegler, II et al.), (19 April 1983) 1 - 18P 1-18 4,412,314, (Proebsting), (25 October 1983) P "AM2960 Series", Advanced Micro Devices, 1-18 Y 1980. "8207 Advanced Dynamic RAM Controller", 1 - 18Y INTEL, April 1982. later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention Special categories of cited documents: 15 document defining the general state of the art which is not considered to be of particular relevance "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step earlier document but published on or after the international filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the act. "O" document referring to an oral disclosure, use, exhibition or in the art. document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family IV. CERTIFICATION Date of Mailing of this International Search Report 2 Date of the Actual Completion of the International Search 2 1 JUN 1984 05 June 1984 Signature of Authorized Officer 20 International Searching Authority 1

Form PCT/ISA/210 (second sheet) (October 1981)

ISA/US

ategory*	"LSI Memory Controllers: System Design Trends and Architectures:, Northcon 1982 Professional Program Papers, #14, May 18-20, 1982	Relevant to Claim No 18
	"LSI Memory Controllers: <b>Sy</b> stem Design Trends and Architectures:, North <b>con</b> 1982 Professional Program Papers, #14, May	I I I I I I I I I I I I I I I I I I I
Y .	Trends and Architectures:, Northcon 1982 Professional Program Papers, #14, May	
		1-18
Y	"Dynamic Storage Cleanup", IBM Technical Disclosure Bulletin, Vol. 25, No. 4, September 1982.	1-18
-		
:		
-		