



(51) International Patent Classification:
G02F 1/1339 (2006.01)

(21) International Application Number:
PCT/CN2017/099877

(22) International Filing Date:
31 August 2017 (31.08.2017)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
201710336052.X 12 May 2017 (12.05.2017) CN

(71) Applicants: **BOE TECHNOLOGY GROUP CO., LTD.** [CN/CN]; No.10 Jiuxianqiao Rd., Chaoyang District, Beijing 100015 (CN). **ORDOS YUANSHEG OPTOELECTRONICS CO., LTD.** [CN/CN]; Ordos Equipment Manufacturing Base, Dongsheng District, Ordos, Inner Mongolia 017020 (CN).

(72) Inventors: **WANG, Huilian**; No.9 Dize Rd., BDA, Beijing 100176 (CN). **WANG, Yan**; No.9 Dize Rd., BDA, Beijing 100176 (CN). **ZHANG, Xiaofeng**; No.9 Dize Rd., BDA, Beijing 100176 (CN). **WEI, Wei**; No.9 Dize Rd., BDA, Beijing 100176 (CN). **TONG, Jie**; No.9 Dize Rd., BDA, Beijing 100176 (CN). **WANG, Xuelu**; No.9 Dize Rd., BDA, Beijing 100176 (CN).

(74) Agent: **TEE&HOWE INTELLECTUAL PROPERTY ATTORNEYS**; Yuan Chen, 10th Floor, Tower D, Minsheng Financial Center, 28 Jianguomennei Avenue, Dongcheng District, Beijing 100005 (CN).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,

(54) Title: DISPLAY SUBSTRATE, DISPLAY APPARATUS, AND METHOD OF FABRICATING DISPLAY SUBSTRATE




FIG. 1

(57) Abstract: The present application discloses a display substrate having an array of a plurality of pixel areas (P). The display substrate includes a base substrate (100) and a plurality of main spacers (22) on the base substrate (100). The array of the plurality of pixel areas (P) includes at least one group of pixel areas (P). Each of the at least one group of pixel areas (P) includes a matrix of pixel areas (P). In each of the at least one group of pixel areas (P), each row of the plurality of pixel areas (P) corresponds to at least one of the plurality of main spacers (22), and each column of the plurality of pixel areas (P) corresponds to at least one of the plurality of main spacers (22).

OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA,
SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

DISPLAY SUBSTRATE, DISPLAY APPARATUS, AND METHOD OF FABRICATING DISPLAY SUBSTRATE

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application claims priority to Chinese Patent Application No. 201710336052.X, filed May 12, 2017, the contents of which are incorporated by reference in the entirety.

TECHNICAL FIELD

[0002] The present invention relates to display technology, more particularly, to a display substrate, a display apparatus having the same, and a fabricating method thereof.

BACKGROUND

[0003] In a liquid crystal display panel, two types of spacers are provided between the array substrate and the color filter substrate to maintain a cell gap. The first type of spacers are main spacers. The height of the main spacers establishes the cell gap between the array substrate and the color filter substrate. The contacting area of the main spacers (with the substrates) and their height determine the amount of stress they can dissipate. The second type of spacers are auxiliary spacers. Auxiliary spacers may be designed so that they dissipate less amount of stress as compared to the main spacers. For example, auxiliary spacers may not extend all the way between the array substrate and the color filter substrate.

SUMMARY

[0004] In one aspect, the present invention provides a display substrate having an array of a plurality of pixel areas, comprising a base substrate; and a plurality of main spacers on the base substrate; wherein the array of the plurality of pixel areas comprises at least one group of pixel areas, each of the at least one group of pixel areas comprises a matrix of pixel areas; wherein, in each of the at least one group of pixel areas, each row of the plurality of pixel areas corresponds to at least one of the plurality of main spacers, and each column of the plurality of pixel areas corresponds to at least one of the plurality of main spacers.

[0005] Optionally, in each of the at least one group of pixel areas, each row of the plurality of pixel areas corresponds to a single one of the plurality of main spacers; and two of the plurality of main spacers corresponding to different rows of the plurality of pixel areas correspond to different columns of the plurality of pixel areas.

[0006] Optionally, in each of the at least one group of pixel areas, each of the plurality of main spacers corresponding to an odd-numbered row of the plurality of pixel areas corresponds to an even-numbered column of the plurality of pixel areas; and each of the plurality of main spacers corresponding to an even-numbered row of the plurality of pixel areas corresponds to an odd-numbered column of the plurality of pixel areas.

[0007] Optionally, in each of the at least one group of pixel areas, each row of the plurality of pixel areas corresponds to a single one of the plurality of main spacers; and each column of the plurality of pixel areas corresponds to a single one of the plurality of main spacers.

[0008] Optionally, in each of the at least one group of pixel areas, each of the plurality of pixel areas comprises a plurality of subpixel areas; and a ratio of a total number of the plurality of main spacers to a total number of the plurality of subpixel areas is in a range of 1:144 to 1:3.

[0009] Optionally, the ratio of the total number of the plurality of main spacers to the total number of the plurality of subpixel areas is in a range of 1:80 to 1:60.

[0010] Optionally, in each of the at least one group of pixel areas, each of the plurality of pixel areas comprises a plurality of subpixel areas; an orthographic projection of the one of the plurality of main spacers corresponding to each row of plurality of pixel areas on the base substrate partially overlaps with an orthographic projection of each of multiple adjacent subpixel areas of the plurality of subpixel areas on the base substrate; and aperture ratios of the multiple adjacent subpixel areas of the plurality of subpixel areas differ from each other by equal to or less than 1%.

[0011] Optionally, the orthographic projection of the one of the plurality of main spacers corresponding to each row of plurality of pixel areas on the base substrate partially overlaps with an orthographic projection of each of four adjacent subpixel areas of the plurality of subpixel areas on the base substrate; the four adjacent subpixel areas of the plurality of subpixel areas comprise two adjacent subpixel areas in the present row, and two adjacent subpixel areas in an adjacent row; and the two adjacent subpixel areas in the adjacent row are respectively adjacent to the two adjacent subpixel areas in the present row.

[0012] Optionally, in each of the at least one group of pixel areas, a total number N of main spacers in five consecutive rows of pixel areas is less than ten.

[0013] Optionally, in each of the at least one group of pixel areas, a total number N1 of main spacers corresponding to odd-numbered columns of pixel areas in five consecutive rows of pixel areas is a positive integer less than five; and a total number N2 of main spacers corresponding to even-numbered columns of pixel areas in five consecutive rows of pixel areas is a positive integer less than five.

[0014] Optionally, a sum of N1 and N2 is five, each of N1 and N2 is equal to or greater than 2.

[0015] Optionally, the display substrate further comprises a plurality of auxiliary spacers; wherein each row of the plurality of pixel areas corresponds to multiple of plurality of auxiliary spacers; and each column of the plurality of pixel areas corresponds to multiple of plurality of auxiliary spacers.

[0016] Optionally, each of the plurality of pixel areas comprises a plurality of subpixel areas; and an orthographic projection of any one of the plurality of auxiliary spacers on the base substrate partially overlaps with an orthographic projection of each of multiple adjacent subpixel areas of the plurality of subpixel areas on the base substrate.

[0017] Optionally, one of the at least one group of pixel areas comprises a matrix of pixel areas having at least twenty pixel areas along the row direction and at least twenty pixel areas along the column direction.

[0018] Optionally, the at least one group of pixel areas comprises a plurality of repeating groups of pixel areas.

[0019] Optionally, the at least one group of pixel areas consists of a single group of pixel areas.

[0020] In another aspect, the present invention provides a display apparatus, comprising a display substrate described herein or fabricated by a method described herein and a second display substrate facing the display substrate; wherein the plurality of main spacers maintain a cell gap between the display substrate and the second display substrate.

[0021] In another aspect, the present invention provides a method of fabricating a display substrate having an array of a plurality of pixel areas, comprising forming a plurality of main spacers on a base substrate; wherein the array of the plurality of pixel areas is formed to comprise at least one group of pixel areas, each of the at least one group of pixel areas is

formed to comprise a plurality of pixel areas arranged in a matrix; wherein, in each of the at least one group of pixel areas, the plurality of main spacers are formed so that each row of the plurality of pixel areas corresponds to at least one of the plurality of main spacers, and each column of the plurality of pixel areas corresponds to at least one of the plurality of main spacers.

[0022] Optionally, in each of the at least one group of pixel areas, the plurality of main spacers are formed so that each row of the plurality of pixel areas corresponds to a single one of the plurality of main spacers; and two of the plurality of main spacers corresponding to different rows of the plurality of pixel areas correspond to different columns of the plurality of pixel areas.

[0023] Optionally, each of the plurality of main spacers corresponding to an odd-numbered row of the plurality of pixel areas corresponds to an even-numbered column of the plurality of pixel areas; and each of the plurality of main spacers corresponding to an even-numbered row of the plurality of pixel areas corresponds to an odd-numbered column of the plurality of pixel areas.

[0024] Optionally, in each of the at least one group of pixel areas, each of the plurality of pixel areas comprises a plurality of subpixel areas; and the plurality of main spacers are formed so that a ratio of a total number of the plurality of main spacers to a total number of the plurality of subpixel areas is in a range of 1:144 to 1:3.

[0025] Optionally, each of the plurality of pixel areas comprises a plurality of subpixel areas; the plurality of main spacers are formed so that an orthographic projection of the one of the plurality of main spacers corresponding to each row of plurality of pixel areas on the base substrate partially overlaps with an orthographic projection of each of multiple adjacent subpixel areas of the plurality of subpixel areas on the base substrate; and aperture ratios of the multiple adjacent subpixel areas of the plurality of subpixel areas differ from each other by equal to or less than 1%.

[0026] Optionally, the plurality of main spacers are formed so that the orthographic projection of the one of the plurality of main spacers corresponding to each row of plurality of pixel areas on the base substrate partially overlaps with an orthographic projection of each of four adjacent subpixel areas of the plurality of subpixel areas on the base substrate; the four adjacent subpixel areas of the plurality of subpixel areas comprise two adjacent subpixel areas in the present row, and two adjacent subpixel areas in an adjacent row; and the two

adjacent subpixel areas in the adjacent row are respectively adjacent to the two adjacent subpixel areas in the present row.

BRIEF DESCRIPTION OF THE FIGURES

[0027] The following drawings are merely examples for illustrative purposes according to various disclosed embodiments and are not intended to limit the scope of the present invention.

[0028] FIG. 1 is a schematic diagram illustrating the structure of a display substrate in some embodiments according to the present disclosure.

[0029] FIG. 2 is a schematic diagram illustrating the layout of one of the plurality of main spacers in a display substrate in some embodiments according to the present disclosure.

[0030] FIG. 3 is a schematic diagram illustrating the layout of one of the plurality of main spacers in a display substrate in some embodiments according to the present disclosure.

[0031] FIG. 4 is a schematic diagram illustrating the layout of one of the plurality of auxiliary spacers in a display substrate in some embodiments according to the present disclosure.

[0032] FIG. 5 is a schematic diagram illustrating the structure of a display substrate having a plurality of repeating groups of pixel areas in some embodiments according to the present disclosure.

[0033] FIG. 6 is a schematic diagram illustrating the structure of a display substrate having a plurality of groups of pixel areas in some embodiments according to the present disclosure.

DETAILED DESCRIPTION

[0034] The disclosure will now be described more specifically with reference to the following embodiments. It is to be noted that the following descriptions of some embodiments are presented herein for purpose of illustration and description only. It is not intended to be exhaustive or to be limited to the precise form disclosed.

[0035] In conventional display panels, a total number of main spacers in five consecutive rows of pixels, and corresponding to odd-numbered columns of pixels, is greater than five; and a total number of main spacers in five consecutive rows of pixels, and corresponding to even-numbered columns of pixels, is also greater than five. It was discovered in the present

disclosure that this layout often leads to white mura when displaying a flicker pattern image. For example, the white mura may have a serrated shape or a stripe shape. The existence of the white mura reduces the sharpness of the image displayed in the flicker pattern, compromising display quality.

[0036] Accordingly, the present disclosure provides, *inter alia*, a display substrate, a display apparatus having the same, and a fabricating method thereof that substantially obviate one or more of the problems due to limitations and disadvantages of the related art. In one aspect, the present disclosure provides a display substrate having an array of a plurality of pixel areas. In some embodiments, the display substrate includes a base substrate and a plurality of main spacers on the base substrate. Optionally, each row of the plurality of pixel areas corresponds to at least one of the plurality of main spacers. Optionally, each column of the plurality of pixel areas corresponds to at least one of the plurality of main spacers.

[0037] In a display panel such as a liquid crystal display panel, a plurality of spacers are formed between two substrates of the display panel in order to maintain a substantially uniform cell gap between the two substrates. The plurality of spacers include a plurality of main spacers substantially supporting the two substrates and a plurality of auxiliary spacers assisting the role of the plurality of main spacers. Optionally, each of the plurality of main spacers have a first height, each of the plurality of auxiliary spacers have a second height, and the first height is greater than the second height. Optionally, each of the plurality of main spacers have a first support area, each of the plurality of auxiliary spacers have a second support area, and the first support area is greater than the second support area. Optionally, each of the plurality of main spacers have a first contact area, each of the plurality of auxiliary spacers have a second contact area, and the first contact area is greater than the second contact area. Optionally, each of the plurality of main spacers is a spacer that dissipate more stress than each of the plurality of auxiliary spacers.

[0038] FIG. 1 is a schematic diagram illustrating the structure of a display substrate in some embodiments according to the present disclosure. Referring to FIG. 1, the display substrate in some embodiments includes an array of a plurality of pixel areas P in a matrix arranged in rows and columns. The display substrate includes a base substrate 100 and a plurality of main spacers 22 on the base substrate 100. In the present display substrate, each row of the plurality of pixel areas P along the first direction corresponds to at least one of the plurality of main spacers 22, and each column of the plurality of pixel areas P along the

second direction corresponds to at least one of the plurality of main spacers 22. By having this design, white mura in a flicker pattern in a display panel having the present display substrate can be avoided, enhancing the sharpness of the image displayed in the flicker pattern and improving display quality.

[0039] Optionally, the display substrate is a counter substrate (e.g., a color filter substrate) facing an array substrate in a display panel. Optionally, the display substrate is a liquid crystal display substrate. Optionally, the plurality of pixel areas P are arranged in a matrix. Optionally, the plurality of pixel areas P are arranged in a form other than a matrix.

[0040] Referring to FIG. 1, in some embodiments, each row of the plurality of pixel areas P corresponds to a single one of the plurality of main spacers 22, e.g., the total area occupied by the plurality of main spacers 22 in each row of the plurality of pixel areas P is substantially equal to a single one of the plurality of main spacers 22. Optionally, a single one of the plurality of main spacers 22 is disposed on each row of the plurality of pixel areas P.

[0041] In some embodiments, two of the plurality of main spacers 22 corresponding to different rows of the plurality of pixel areas P correspond to different columns of the plurality of pixel areas P. In one example, a first one of the plurality of main spacers 22 corresponds to a first row of the plurality of pixel areas P and a first column of the plurality of pixel areas P, a second one of the plurality of main spacers 22 corresponds to a second row of the plurality of pixel areas P and a second column of the plurality of pixel areas P. The first row and the second row are different rows of the plurality of pixel areas P, and the first column and the second column are different columns of the plurality of pixel areas P.

[0042] Optionally, each of the plurality of main spacers 22 corresponding to an odd-numbered row of the plurality of pixel areas P corresponds to an even-numbered column of the plurality of pixel areas P. Optionally, each of the plurality of main spacers 22 corresponding to an even-numbered row of the plurality of pixel areas P corresponds to an odd-numbered column of the plurality of pixel areas P. Referring to FIG. 1, the one of the plurality of main spacers 22 corresponding to the first row of the plurality of pixel areas P corresponds to the second column of the plurality of pixel areas P, and the one of the plurality of main spacers 22 corresponding to the second row of the plurality of pixel areas P corresponds to the seventh column of the plurality of pixel areas P.

[0043] In some embodiments of the present display substrate, each of the plurality of main spacers 22 corresponding to an odd-numbered row of the plurality of pixel areas P

corresponds to an even-numbered column of the plurality of pixel areas P, and each of the plurality of main spacers 22 corresponding to an even-numbered row of the plurality of pixel areas P corresponds to an odd-numbered column of the plurality of pixel areas P. By having this design, white mura in a flicker pattern in a display panel having the present display substrate can be avoided, enhancing the sharpness of the image displayed in the flicker pattern and improving display quality.

[0044] In some embodiments, each of the plurality of pixel areas P includes a plurality of subpixel areas 21. Optionally, the plurality of subpixel areas 21 are arranged in a matrix, as depicted in FIG. 1. Optionally, each of the plurality of pixel areas P includes three subpixel areas 21. In one example, each of the plurality of pixel areas P includes a red subpixel area, a green subpixel area, and a blue subpixel area. Optionally, each of the plurality of pixel areas P (along the row direction) includes three columns of subpixel areas 21, e.g., each of the plurality of pixel areas P includes three subpixel areas 21 sequentially arranged along the row direction.

[0045] Optionally, the display substrate has a RGB pixel arrangement. Optionally, the display substrate has a RGBW pixel arrangement. Optionally, the display substrate has a Pentile pixel arrangement. Optionally, the display substrate is a liquid crystal display substrate. Optionally, the display substrate is an organic light emitting diode display substrate.

[0046] In some embodiments, each row of the plurality of subpixel areas 21 along the first direction corresponds to at least one of the plurality of main spacers 22, each column of the plurality of pixel areas P along the second direction corresponds to at least one of the plurality of main spacers 22 disposed on a single column of the plurality of subpixel areas 21 in the each column of the plurality of pixel areas P.

[0047] In some embodiments, each row of the plurality of subpixel areas 21 corresponds to a single one of the plurality of main spacers 22, e.g., the total area occupied by the plurality of main spacers 22 in each row of the plurality of subpixel areas 21 is substantially equal to a single one of the plurality of main spacers 22. Optionally, a single one of the plurality of main spacers 22 is disposed on each row of the plurality of subpixel areas 21.

[0048] In some embodiments, two of the plurality of main spacers 22 corresponding to different rows of the plurality of pixel areas P correspond to different columns of the plurality of pixel areas P. In one example, a first one of the plurality of main spacers 22 corresponds

to a first row of the plurality of subpixel areas 21 and one column of the plurality of subpixel areas 21 in a first column of the plurality of pixel areas P; a second one of the plurality of main spacers 22 corresponds to a second row of the plurality of pixel areas P and one column of the plurality of subpixel areas 21 in a second column of the plurality of pixel areas P. The first row and the second row are different rows of the plurality of pixel areas P, and the first column and the second column are different columns of the plurality of pixel areas P.

[0049] Optionally, each of the plurality of main spacers 22 corresponding to an odd-numbered row of the plurality of pixel areas P corresponds to one column of the plurality of subpixel areas 21 in an even-numbered column of the plurality of pixel areas P. Optionally, each of the plurality of main spacers 22 corresponding to an even-numbered row of the plurality of pixel areas P corresponds to one column of the plurality of subpixel areas 21 in an odd-numbered column of the plurality of pixel areas P. Referring to FIG. 1, the one of the plurality of main spacers 22 corresponding to the first row of the plurality of pixel areas P corresponds to the third column of subpixel areas 21 in the second column of the plurality of pixel areas P, and the one of the plurality of main spacers 22 corresponding to the second row of the plurality of pixel areas P corresponds to the third column of subpixel areas 21 in the seventh column of the plurality of pixel areas P.

[0050] In some embodiments, and referring to FIG. 1, each row of the plurality of pixel areas P when viewed along the first direction (the row direction) corresponds to at least one, and only one, of the plurality of main spacers 22, which corresponds to a third column of subpixel areas 21 in one of the plurality of pixel areas P along the row.

[0051] In some embodiments, and referring to FIG. 1, each column of the plurality of pixel areas P when viewed along the second direction (the column direction) corresponds to at least one, and only one, of the plurality of main spacers 22, which corresponds to a third column of subpixel areas 21 in one of the plurality of pixel areas P along the column.

[0052] In some embodiments, a distribution density of the plurality of main spacers 22 in the display substrate is in a range of 1:144 to 1:3. As used herein, the term “distribution density of the plurality of main spacers” refers to a ratio of a total number of the plurality of main spacers 22 to a total number of the plurality of subpixel areas 21. Optionally, the distribution density of the plurality of main spacers 22 in the display substrate is in a range of 1:120 to 1:20, e.g., 1:100 to 1:40, 1:80 to 1:60. Referring to FIG. 1, the total number of the plurality of main spacers 22 is twenty, the total number of the plurality of subpixel areas 21 is

one thousand and two hundred, and the distribution density of the plurality of main spacers 22 in the display substrate is 1:60. Optionally, the distribution density of the plurality of main spacers 22 in the display substrate is 1:80.

[0053] In some embodiments, an orthographic projection of the one of the plurality of main spacers 22 corresponding to each row of plurality of pixel areas P on the base substrate 100 partially overlaps with an orthographic projection of each of multiple adjacent subpixel areas 21 of the plurality of subpixel areas 21 on the base substrate 100. Aperture ratios of the multiple adjacent subpixel areas 21 of the plurality of subpixel areas 21 differ from each other by equal to or less than 1%. This design ensures that the display substrate has a substantially uniform aperture ratio of subpixel areas 21.

[0054] FIG. 2 is a schematic diagram illustrating the layout of one of the plurality of main spacers in a display substrate in some embodiments according to the present disclosure. Referring to FIG. 1 and FIG. 2, the orthographic projection of the one of the plurality of main spacers 22 corresponding to each row of plurality of pixel areas P on the base substrate 100 partially overlaps with an orthographic projection of each of four adjacent subpixel areas 21 of the plurality of subpixel areas 21 on the base substrate 100. The four adjacent subpixel areas 21 of the plurality of subpixel areas 21 include two adjacent subpixel areas 21 in the present row, and two adjacent subpixel areas 21 in an adjacent row (e.g., a previous adjacent row or a next adjacent row) that are adjacent to the two adjacent subpixel areas 21 in the present row. In one example, a first quarter portion of the orthographic projection of the one of the plurality of main spacers 22 corresponding to the first row (the present row) of plurality of pixel areas P on the base substrate 100 overlaps with a portion of the projection of subpixel area 21A in the first row; a second quarter portion of the orthographic projection of the one of the plurality of main spacers 22 corresponding to the first row (the present row) of plurality of pixel areas P on the base substrate 100 overlaps with a portion of the projection of subpixel area 21B in the first row, the subpixel area 21B adjacent to the subpixel area 21A; a third quarter portion of the orthographic projection of the one of the plurality of main spacers 22 corresponding to the first row (the present row) of plurality of pixel areas P on the base substrate 100 overlaps with a portion of the projection of subpixel area 21C in the second row (the next adjacent row), the subpixel area 21C adjacent to the subpixel area 21A; and a fourth quarter portion of the orthographic projection of the one of the plurality of main spacers 22 corresponding to the first row (the present row) of plurality of pixel areas P on the base substrate 100 overlaps with a portion of the projection of subpixel area 21D in the second row

(the next adjacent row), the subpixel area 21D adjacent to the subpixel area 21C and the subpixel area 21B.

[0055] Accordingly, in the context of the present disclosure, the term “corresponding to” is not limited to embodiments in which one object is disposed entirely on another object. In one example, a reference row of the plurality of pixel areas corresponding to a single one of the plurality of main spacers refers to an embodiment in which the single one of the plurality of main spacers is disposed entirely within a single pixel area of the reference row of the plurality of pixel areas. In another example, the reference row of the plurality of pixel areas corresponding to a single one of the plurality of main spacers refers to an embodiment in which the single one of the plurality of main spacers is disposed within multiple pixel areas. In that case, multiple pixel areas. Optionally, multiple pixel areas within which the single one of the plurality of main spacers is disposed could be multiple pixel areas in the reference row of the plurality of pixel areas. Optionally, multiple pixel areas within which the single one of the plurality of main spacers is disposed could be one or more pixel areas in the reference row of the plurality of pixel areas and one or more pixel areas in a row of the plurality of pixel areas adjacent to the reference row of the plurality of pixel areas (as shown in FIG. 2 and described above). Thus, in the context of the present disclosure, when a single one of the plurality of main spacers is disposed within multiple pixel areas, the term “corresponding to a single one of the plurality of main spacers” means that only one of the multiple pixel areas having a designated spatial relationship with the single one of the plurality of main spacers corresponds to the single one of the plurality of main spacers. For example, in FIG. 2, only the subpixel area on the upper left side of the single one of the plurality of main spacers 22, e.g., the subpixel area 21A corresponds to the single one of the plurality of main spacers 22. Accordingly, the term the “row of the plurality of pixel areas corresponds to a single one of the plurality of main spacers” means that the row of the plurality of pixel areas containing a subpixel area having a designated spatial relationship with the single one of the plurality of main spacers (e.g., the “present row” in FIG. 2) corresponds to the single one of the plurality of main spacers. The designated spatial relationship is applied to the entire display substrate in determining the correspondence relationship between a row of the plurality of pixel areas and a main spacer. For example, in the context of the present disclosure, the term “each row of the plurality of pixel areas corresponds to at least one of the plurality of main spacers” means that each row of the plurality of pixel areas contains at least one subpixel areas having the designated spatial

relationship with respective main spacers disposed at least partially on the at least one subpixel areas. In a specific example, in determining correspondence relationship, a subpixel area which is on the upper left side of the respective main spacer, or a row containing the same, is said to correspond to the respective main spacer.

[0056] In some embodiments, the display substrate further includes a black matrix on the base substrate. FIG. 3 is a schematic diagram illustrating the layout of one of the plurality of main spacers in a display substrate in some embodiments according to the present disclosure. Referring to FIG. 3, the display substrate includes a black matrix 200 in the inter-subpixel region of the display substrate and defining a plurality of subpixel regions (light transmissive regions) of the display substrate. Optionally, an orthographic projection of the one of the plurality of main spacers 22 corresponding to each row of plurality of pixel areas P on the base substrate 100 at least partially overlaps with an orthographic projection of the black matrix 200 on the base substrate 100. Optionally, the orthographic projection of the black matrix 200 on the base substrate 100 covers the orthographic projection of the one of the plurality of main spacers 22 corresponding to each row of plurality of pixel areas P on the base substrate 100. The plurality of main spacers 22 are on a side of the black matrix 200 distal to the base substrate 100.

[0057] In some embodiments, the black matrix includes a plurality rows of black matrices and a plurality columns of black matrices crossing over each other, forming a plurality of intersections. Optionally, each of the plurality of main spacers 22 is disposed on one of the plurality of intersections, as depicted in FIG. 3.

[0058] Referring to FIG. 1, the display substrate in some embodiments further includes a plurality of auxiliary spacers 23. Optionally, each row of the plurality of pixel areas P corresponds to multiple of plurality of auxiliary spacers 23. Optionally, each column of the plurality of pixel areas P corresponds to multiple of plurality of auxiliary spacers 23. Optionally, the plurality of spacers (main spacer(s) or auxiliary spacers) are substantially equally spaced apart, e.g., in each row or in each column. In one example, in each row or in each column, a distance between each pair of adjacent main spacer and auxiliary spacer is substantially the same as a distance between each pair of adjacent auxiliary spacers.

[0059] FIG. 4 is a schematic diagram illustrating the layout of one of the plurality of auxiliary spacers in a display substrate in some embodiments according to the present disclosure. Referring to FIG. 4, an orthographic projection of any one of the plurality of

auxiliary spacers 23 on the base substrate 100 partially overlaps with an orthographic projection of each of four adjacent subpixel areas 21 of the plurality of subpixel areas 21 on the base substrate 100. The four adjacent subpixel areas 21 of the plurality of subpixel areas 21 include two adjacent subpixel areas 21 in the present row, and two adjacent subpixel areas 21 in an adjacent row (e.g., a previous adjacent row or a next adjacent row) that are adjacent to the two adjacent subpixel areas 21 in the present row. In one example, a first quarter portion of the orthographic projection of the one of the plurality of auxiliary spacers 23 corresponding to the first row (the present row) on the base substrate 100 overlaps with a portion of the projection of subpixel area 21A' in the first row; a second quarter portion of the orthographic projection of the one of the plurality of auxiliary spacers 23 corresponding to the first row (the present row) on the base substrate 100 overlaps with a portion of the projection of subpixel area 21B' in the first row, the subpixel area 21B' adjacent to the subpixel area 21A'; a third quarter portion of the orthographic projection of the one of the plurality of auxiliary spacers 23 corresponding to the first row (the present row) on the base substrate 100 overlaps with a portion of the projection of subpixel area 21C' in the second row (the next adjacent row), the subpixel area 21C' adjacent to the subpixel area 21A'; and a fourth quarter portion of the orthographic projection of the one of the plurality of auxiliary spacers 23 corresponding to the first row (the present row) on the base substrate 100 overlaps with a portion of the projection of subpixel area 21D' in the second row (the next adjacent row), the subpixel area 21D' adjacent to the subpixel area 21C' and the subpixel area 21B'.

[0060] In some embodiments, and referring to FIG. 1, any row of the plurality of pixel areas P corresponds to at least one, and only one, of the plurality of main spacers 22, and the remainder of the plurality of spacers corresponding to the row of the plurality of pixel areas P are multiple of the plurality of auxiliary spacers 23. Optionally, the plurality of auxiliary spacers 23 are evenly distributed over the display substrate.

[0061] In some embodiments, the display substrate includes a plurality of repeating groups of pixel areas P. Optionally, each of the plurality of repeating groups of pixel areas P includes a plurality of pixel areas P arranged in a matrix, e.g., a matrix having at least five pixel areas along the row direction and at least five pixel areas along the column direction (5x5 matrix). Optionally, the matrix has at least ten pixel areas along the row direction and at least ten pixel areas along the column direction (10x10 matrix). Optionally, the matrix has at least fifteen pixel areas along the row direction and at least fifteen pixel areas along the

column direction (15x15 matrix). Optionally, the matrix has at least twenty pixel areas along the row direction and at least twenty pixel areas along the column direction (20x20 matrix).

[0062] FIG. 5 is a schematic diagram illustrating the structure of a display substrate having a plurality of repeating groups of pixel areas in some embodiments according to the present disclosure. Referring to FIG. 5, the display substrate includes four repeating groups (A1, A2, A3, and A4) of pixel areas P, each of which includes the plurality of pixel areas P depicted in FIG. 1. In FIG. 5, the four repeating groups of pixel areas P are translationally repeated along the row direction (the first direction) and the column direction (the second direction). As used herein, the term “repeating” is not limited to translationally repeating. In one example, one of the plurality of repeating groups of pixel areas is repeated by rotation of one or more of the plurality of repeating groups of pixel areas. In another example, one of the plurality of repeating groups of pixel areas is repeated by translation of one or more of the plurality of repeating groups of pixel areas. In another example, in the display substrate, some of the plurality of repeating groups of pixel areas are repeated by rotation of one or more of the plurality of repeating groups of pixel areas, and some of the plurality of repeating groups of pixel areas are repeated by translation of one or more of the plurality of repeating groups of pixel areas.

[0063] FIG. 1 depicts one of the plurality of repeating groups of pixel areas P. Referring to FIG. 1, in each of the plurality of repeating groups of pixel areas P, the one of the plurality of main spacers 22 corresponding to the first row of pixel areas P corresponds to the second column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the second row of pixel areas P corresponds to the seventh column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the third row of pixel areas P corresponds to the fourteenth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the fourth row of pixel areas P corresponds to the nineteenth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the fifth row of pixel areas P corresponds to the sixth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the sixth row of pixel areas P corresponds to the eleventh column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the seventh row of pixel areas P corresponds to the eighteenth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the eighth row of pixel areas P corresponds to the third column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the ninth row of pixel areas P corresponds to the tenth column of pixel areas P; the one of the plurality of main

spacers 22 corresponding to the tenth row of pixel areas P corresponds to the fifteenth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the eleventh row of pixel areas P corresponds to the twentieth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the twelfth row of pixel areas P corresponds to the fifth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the thirteenth row of pixel areas P corresponds to the twelfth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the fourteenth row of pixel areas P corresponds to the seventeenth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the fifteenth row of pixel areas P corresponds to the fourth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the sixteenth row of pixel areas P corresponds to the ninth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the seventeenth row of pixel areas P corresponds to the sixteenth column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the eighteenth row of pixel areas P corresponds to the first column of pixel areas P; the one of the plurality of main spacers 22 corresponding to the nineteenth row of pixel areas P corresponds to the eighth column of pixel areas P; and the one of the plurality of main spacers 22 corresponding to the twentieth row of pixel areas P corresponds to the thirteenth column of pixel areas P.

[0064] In some embodiments, a total number of main spacers 22 in M consecutive rows of pixel areas P is N . A total number of main spacers 22 in M consecutive rows of pixel areas P, and corresponding to odd-numbered columns of pixel areas P, is $N1$. A total number of main spacers 22 in M consecutive rows of pixel areas P, and corresponding to even-numbered columns of pixel areas P, is $N2$. $N = N1 + N2$. Optionally, each of $N1$ and $N2$ is a positive integer equal to or less than five. Optionally, M is a positive integer equal to or less than five.

[0065] In one example, a total number of main spacers 22 in five consecutive rows of pixel areas P, and corresponding to odd-numbered columns of pixel areas P, is a positive integer less than five; and a total number of main spacers 22 in five consecutive rows of pixel areas P, and corresponding to even-numbered columns of pixel areas P, is a positive integer less than five. Referring to FIG. 1, a total number of main spacers 22 in the first to fifth rows of pixel areas P, and corresponding to odd-numbered columns of pixel areas P, is two; and a total number of main spacers 22 in the first to fifth rows of pixel areas P, and corresponding to even-numbered columns of pixel areas P, is three.

[0066] The present display substrate may be used for displaying any types of images. Optionally, the display substrate is used for displaying an image having a flicker pattern. Optionally, the flicker pattern includes a black-gray flicker pattern. Optionally, the flicker pattern includes a purple-green flicker pattern. Optionally, the flicker pattern includes a red-black flicker pattern. Optionally, the flicker pattern includes a red-gray flicker pattern. Optionally, the flicker pattern includes a blue-black flicker pattern. Optionally, the flicker pattern includes a blue-gray flicker pattern. Optionally, the flicker pattern includes a green-gray flicker pattern.

[0067] In some embodiments of the present display substrate, a total number of main spacers 22 in five consecutive rows of pixel areas P, and corresponding to odd-numbered columns of pixel areas P, is a positive integer less than five; and a total number of main spacers 22 in five consecutive rows of pixel areas P, and corresponding to even-numbered columns of pixel areas P, is a positive integer less than five. As a result, the white mura can be avoided when displaying an image having a black-gray flicker pattern, particularly when the display panel having the present display substrate is driven in a column inversion mode, greatly enhancing the sharpness of the image displayed in the flicker pattern and improving display quality. Similarly, the distribution of the plurality of main spacers 22 can be designed so that the mura in other flicker patterns (e.g., the purple-green flicker pattern, the red-gray flicker pattern, the blue-gray flicker pattern, and the green-gray flicker pattern) can be effectively avoided.

[0068] In some embodiments, the display substrate includes at least one group of pixel areas, each of which is a group of pixel areas P described above (e.g., depicted in FIG. 1). For example, each of the at least one group of pixel areas includes a matrix of pixel areas, and, in each of the at least one group of pixel areas, each row of the plurality of pixel areas corresponds to at least one of the plurality of main spacers, and each column of the plurality of pixel areas corresponds to at least one of the plurality of main spacers. The at least one group of pixel areas do not necessarily have to be repeating. FIG. 6 is a schematic diagram illustrating the structure of a display substrate having a plurality of groups of pixel areas in some embodiments according to the present disclosure. Referring to FIG. 6, the display substrate includes four groups (A, B, C, and D) of pixel areas P, each of which includes a matrix of pixel areas, and, in each of the at least one group of pixel areas, each row of the plurality of pixel areas corresponds to at least one of the plurality of main spacers, and each column of the plurality of pixel areas corresponds to at least one of the plurality of main

spacers. The four groups (A, B, C, and D) of pixel areas P are not repeating. As long as each of the four groups of pixel areas P satisfies the characteristics of the matrix of pixel areas described herein, the white mura in a flicker pattern in a display panel having the present display substrate can be avoided, enhancing the sharpness of the image displayed in the flicker pattern and improving display quality.

[0069] In some embodiments, the display substrate further includes a color filter. Optionally, the display substrate is an array substrate and includes the color filter. Optionally, the display substrate is a color filter substrate facing an array substrate in a display panel having the display substrate.

[0070] In another aspect, the present disclosure provides a method of fabricating a display substrate having an array of a plurality of pixel areas P. In some embodiments, the method includes forming a plurality of main spacers on a base substrate. The array of the plurality of pixel areas P are arranged in a matrix in rows and columns. Optionally, the plurality of main spacers are formed so that each row of the plurality of pixel areas along the first direction corresponds to at least one of the plurality of main spacers, and each column of the plurality of pixel areas along the second direction corresponds to at least one of the plurality of main spacers. By having this design, white mura in a flicker pattern in a display panel having the present display substrate can be avoided, enhancing the sharpness of the image displayed in the flicker pattern and improving display quality.

[0071] In some embodiments, the plurality of main spacers are formed so that each row of the plurality of pixel areas corresponds to a single one of the plurality of main spacers, e.g., the total area occupied by the plurality of main spacers in each row of the plurality of pixel areas is substantially equal to a single one of the plurality of main spacers. Optionally, the plurality of main spacers are formed so that a single one of the plurality of main spacers is disposed on each row of the plurality of pixel areas.

[0072] In some embodiments, the plurality of main spacers are formed so that a first one of the plurality of main spacers corresponds to a first row of the plurality of pixel areas and a first column of the plurality of pixel areas, a second one of the plurality of main spacers corresponds to a second row of the plurality of pixel areas and a second column of the plurality of pixel areas. The first row and the second row are different rows of the plurality of pixel areas, and the first column and the second column are different columns of the plurality of pixel areas.

[0073] Optionally, the plurality of main spacers are formed so that each of the plurality of main spacers corresponding to an odd-numbered row of the plurality of pixel areas corresponds to an even-numbered column of the plurality of pixel areas. Optionally, the plurality of main spacers are formed so that each of the plurality of main spacers corresponding to an even-numbered row of the plurality of pixel areas P corresponds to an odd-numbered column of the plurality of pixel areas. Referring to FIG. 1, the plurality of main spacers are formed so that the one of the plurality of main spacers corresponding to the first row of the plurality of pixel areas corresponds to the second column of the plurality of pixel areas, and the one of the plurality of main spacers corresponding to the second row of the plurality of pixel areas corresponds to the seventh column of the plurality of pixel areas.

[0074] In some embodiments, the plurality of main spacers are formed so that each of the plurality of main spacers corresponding to an odd-numbered row of the plurality of pixel areas corresponds to an even-numbered column of the plurality of pixel areas, and each of the plurality of main spacers corresponding to an even-numbered row of the plurality of pixel areas corresponds to an odd-numbered column of the plurality of pixel areas. By having this design, white mura in a flicker pattern in a display panel having the present display substrate can be avoided, enhancing the sharpness of the image displayed in the flicker pattern and improving display quality.

[0075] In some embodiments, the plurality of main spacers are formed to have a distribution density of the plurality of main spacers 22 in the display substrate is in a range of 1:144 to 1:3, e.g., 1:120 to 1:20, 1:100 to 1:40, 1:80 to 1:60. Optionally, the plurality of main spacers are formed to have a distribution density of approximately 1:60. Optionally, the plurality of main spacers are formed to have a distribution density of approximately 1:80.

[0076] In some embodiments, the plurality of main spacers are formed so that an orthographic projection of the one of the plurality of main spacers corresponding to each row of plurality of pixel areas on the base substrate partially overlaps with an orthographic projection of each of multiple adjacent subpixel areas of the plurality of subpixel areas on the base substrate. Aperture ratios of the multiple adjacent subpixel areas of the plurality of subpixel areas differ from each other by equal to or less than 1%. This design ensures that the display substrate has a substantially uniform aperture ratio of subpixel areas.

[0077] In some embodiments, the plurality of main spacers are formed so that the orthographic projection of the one of the plurality of main spacers corresponding to each row

of plurality of pixel areas on the base substrate partially overlaps with an orthographic projection of each of four adjacent subpixel areas of the plurality of subpixel areas on the base substrate. The four adjacent subpixel areas 21 of the plurality of subpixel areas 21 include two adjacent subpixel areas 21 in the present row, and two adjacent subpixel areas 21 in an adjacent row (e.g., a previous adjacent row or a next adjacent row) that are adjacent to the two adjacent subpixel areas 21 in the present row.

[0078] In some embodiments, the plurality of main spacers are formed so that a total number of main spacers in M consecutive rows of pixel areas is N . A total number of main spacers in M consecutive rows of pixel areas, and corresponding to odd-numbered columns of pixel areas, is $N1$. A total number of main spacers in M consecutive rows of pixel areas, and corresponding to even-numbered columns of pixel areas, is $N2$. $N = N1 + N2$. Optionally, the plurality of main spacers are formed so that each of $N1$ and $N2$ is a positive integer equal to or less than five. Optionally, M is a positive integer equal to or less than five.

[0079] In some embodiments, the method further includes forming a plurality of auxiliary spacers. Optionally, the plurality of auxiliary spacers are formed so that each row of the plurality of pixel areas corresponds to multiple of plurality of auxiliary spacers. Optionally, the plurality of auxiliary spacers are formed so that each column of the plurality of pixel areas corresponds to multiple of plurality of auxiliary spacers. Optionally, the plurality of spacers (main spacer(s) or auxiliary spacers) are formed to be substantially equally spaced apart, e.g., in each row or in each column. In one example, in each row or in each column, the plurality of main spacers and the plurality of auxiliary spacers are formed so that a distance between each pair of adjacent main spacer and auxiliary spacer is substantially the same as a distance between each pair of adjacent auxiliary spacers.

[0080] In some embodiments, the plurality of auxiliary spacers are formed so that an orthographic projection of any one of the plurality of auxiliary spacers on the base substrate partially overlaps with an orthographic projection of each of four adjacent subpixel areas of the plurality of subpixel areas on the base substrate. The four adjacent subpixel areas of the plurality of subpixel areas include two adjacent subpixel areas in the present row, and two adjacent subpixel areas in an adjacent row (e.g., a previous adjacent row or a next adjacent row) that are adjacent to the two adjacent subpixel areas in the present row.

[0081] In another aspect, the present disclosure provides a display panel having the present display substrate.

[0082] Optionally, the display substrate is a counter substrate, e.g., a color filter substrate. Optionally, the display panel further includes an array substrate facing the display substrate (e.g., a color filter substrate).

[0083] Optionally, the display substrate is an array substrate. Optionally, the display panel further includes a counter substrate (e.g., a color filter substrate) facing the display substrate.

[0084] In some embodiments, the plurality of main spacers are disposed between the display substrate and the second display substrate facing the display substrate, maintaining a substantially uniform cell gap between the display substrate and the counter substrate. Optionally, each of the plurality of main spacers is a spacer that dissipate more stress than each of the plurality of auxiliary spacers.

[0085] In some embodiments, the display panel further includes a liquid crystal layer between the display substrate and the second display substrate.

[0086] In another aspect, the present disclosure provides a display apparatus having the display substrate described herein or fabricated by a method described herein. Examples of appropriate display apparatuses include, but are not limited to, a liquid crystal display panel, an electronic paper, an organic light emitting display panel, a mobile phone, a tablet computer, a television, a monitor, a notebook computer, a digital album, a GPS, etc.

[0087] The foregoing description of the embodiments of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form or to exemplary embodiments disclosed. Accordingly, the foregoing description should be regarded as illustrative rather than restrictive. Obviously, many modifications and variations will be apparent to practitioners skilled in this art. The embodiments are chosen and described in order to explain the principles of the invention and its best mode practical application, thereby to enable persons skilled in the art to understand the invention for various embodiments and with various modifications as are suited to the particular use or implementation contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents in which all terms are meant in their broadest reasonable sense unless otherwise indicated. Therefore, the term “the invention”, “the present invention” or the like does not necessarily limit the claim scope to a specific embodiment, and the reference to exemplary embodiments of the invention does not imply a limitation on the invention, and no such limitation is to be inferred. The invention is limited only by the spirit and scope of the appended claims. Moreover, these claims may

refer to use “first”, “second”, etc. following with noun or element. Such terms should be understood as a nomenclature and should not be construed as giving the limitation on the number of the elements modified by such nomenclature unless specific number has been given. Any advantages and benefits described may not apply to all embodiments of the invention. It should be appreciated that variations may be made in the embodiments described by persons skilled in the art without departing from the scope of the present invention as defined by the following claims. Moreover, no element and component in the present disclosure is intended to be dedicated to the public regardless of whether the element or component is explicitly recited in the following claims.

WHAT IS CLAIMED IS:

1. A display substrate having an array of a plurality of pixel areas, comprising:
 - a base substrate; and
 - a plurality of main spacers on the base substrate;wherein the array of the plurality of pixel areas comprises at least one group of pixel areas, each of the at least one group of pixel areas comprises a matrix of pixel areas; wherein, in each of the at least one group of pixel areas, each row of the plurality of pixel areas corresponds to at least one of the plurality of main spacers, and each column of the plurality of pixel areas corresponds to at least one of the plurality of main spacers.
2. The display substrate of claim 1, wherein, in each of the at least one group of pixel areas,
 - each row of the plurality of pixel areas corresponds to a single one of the plurality of main spacers; and
 - two of the plurality of main spacers corresponding to different rows of the plurality of pixel areas correspond to different columns of the plurality of pixel areas.
3. The display substrate of claim 2, wherein, in each of the at least one group of pixel areas,
 - each of the plurality of main spacers corresponding to an odd-numbered row of the plurality of pixel areas corresponds to an even-numbered column of the plurality of pixel areas; and
 - each of the plurality of main spacers corresponding to an even-numbered row of the plurality of pixel areas corresponds to an odd-numbered column of the plurality of pixel areas.
4. The display substrate of claim 1, wherein, in each of the at least one group of pixel areas,
 - each row of the plurality of pixel areas corresponds to a single one of the plurality of main spacers; and
 - each column of the plurality of pixel areas corresponds to a single one of the plurality of main spacers.

5. The display substrate of claim 1, wherein, in each of the at least one group of pixel areas,
each of the plurality of pixel areas comprises a plurality of subpixel areas; and
a ratio of a total number of the plurality of main spacers to a total number of the plurality of subpixel areas is in a range of 1:144 to 1:3.

6. The display substrate of claim 5, wherein the ratio of the total number of the plurality of main spacers to the total number of the plurality of subpixel areas is in a range of 1:80 to 1:60.

7. The display substrate of claim 1, wherein, in each of the at least one group of pixel areas,
each of the plurality of pixel areas comprises a plurality of subpixel areas;
an orthographic projection of the one of the plurality of main spacers corresponding to each row of plurality of pixel areas on the base substrate partially overlaps with an orthographic projection of each of multiple adjacent subpixel areas of the plurality of subpixel areas on the base substrate; and
aperture ratios of the multiple adjacent subpixel areas of the plurality of subpixel areas differ from each other by equal to or less than 1%.

8. The display substrate of claim 7, wherein the orthographic projection of the one of the plurality of main spacers corresponding to each row of plurality of pixel areas on the base substrate partially overlaps with an orthographic projection of each of four adjacent subpixel areas of the plurality of subpixel areas on the base substrate;
the four adjacent subpixel areas of the plurality of subpixel areas comprise two adjacent subpixel areas in the present row, and two adjacent subpixel areas in an adjacent row; and
the two adjacent subpixel areas in the adjacent row are respectively adjacent to the two adjacent subpixel areas in the present row.

9. The display substrate of claim 1, wherein, in each of the at least one group of pixel areas,
a total number N of main spacers in five consecutive rows of pixel areas is less than ten.

10. The display substrate of claim 9, wherein, in each of the at least one group of pixel areas,
- a total number N1 of main spacers corresponding to odd-numbered columns of pixel areas in five consecutive rows of pixel areas is a positive integer less than five; and
- a total number N2 of main spacers corresponding to even-numbered columns of pixel areas in five consecutive rows of pixel areas is a positive integer less than five.
11. The display substrate of claim 10; wherein a sum of N1 and N2 is five, each of N1 and N2 is equal to or greater than 2.
12. The display substrate of claim 1, further comprising a plurality of auxiliary spacers;
- wherein each row of the plurality of pixel areas corresponds to multiple of plurality of auxiliary spacers; and
- each column of the plurality of pixel areas corresponds to multiple of plurality of auxiliary spacers.
13. The display substrate of claim 12, wherein each of the plurality of pixel areas comprises a plurality of subpixel areas; and
- an orthographic projection of any one of the plurality of auxiliary spacers on the base substrate partially overlaps with an orthographic projection of each of multiple adjacent subpixel areas of the plurality of subpixel areas on the base substrate.
14. The display substrate of claim 1, wherein one of the at least one group of pixel areas comprises a matrix of pixel areas having at least twenty pixel areas along the row direction and at least twenty pixel areas along the column direction.
15. The display substrate of claim 1, wherein the at least one group of pixel areas comprises a plurality of repeating groups of pixel areas.
16. The display substrate of claim 1, wherein the at least one group of pixel areas consists of a single group of pixel areas.
17. A display apparatus, comprising a display substrate of any one of claims 1 to 16 and a second display substrate facing the display substrate;

wherein the plurality of main spacers maintain a cell gap between the display substrate and the second display substrate.

18. A method of fabricating a display substrate having an array of a plurality of pixel areas, comprising forming a plurality of main spacers on a base substrate; wherein the array of the plurality of pixel areas is formed to comprise at least one group of pixel areas, each of the at least one group of pixel areas is formed to comprise a plurality of pixel areas arranged in a matrix;

wherein, in each of the at least one group of pixel areas, the plurality of main spacers are formed so that each row of the plurality of pixel areas corresponds to at least one of the plurality of main spacers, and each column of the plurality of pixel areas corresponds to at least one of the plurality of main spacers.

19. The method of claim 18, wherein, in each of the at least one group of pixel areas,

the plurality of main spacers are formed so that each row of the plurality of pixel areas corresponds to a single one of the plurality of main spacers; and

two of the plurality of main spacers corresponding to different rows of the plurality of pixel areas correspond to different columns of the plurality of pixel areas.

20. The method of claim 19, wherein each of the plurality of main spacers corresponding to an odd-numbered row of the plurality of pixel areas corresponds to an even-numbered column of the plurality of pixel areas; and

each of the plurality of main spacers corresponding to an even-numbered row of the plurality of pixel areas corresponds to an odd-numbered column of the plurality of pixel areas.

21. The method of claim 18, wherein, in each of the at least one group of pixel areas,

each of the plurality of pixel areas comprises a plurality of subpixel areas; and the plurality of main spacers are formed so that a ratio of a total number of the plurality of main spacers to a total number of the plurality of subpixel areas is in a range of 1:144 to 1:3.

22. The method of claim 18, wherein each of the plurality of pixel areas comprises a plurality of subpixel areas;

the plurality of main spacers are formed so that an orthographic projection of the one of the plurality of main spacers corresponding to each row of plurality of pixel areas on the base substrate partially overlaps with an orthographic projection of each of multiple adjacent subpixel areas of the plurality of subpixel areas on the base substrate; and

aperture ratios of the multiple adjacent subpixel areas of the plurality of subpixel areas differ from each other by equal to or less than 1%.

23. The method of claim 22, wherein the plurality of main spacers are formed so that the orthographic projection of the one of the plurality of main spacers corresponding to each row of plurality of pixel areas on the base substrate partially overlaps with an orthographic projection of each of four adjacent subpixel areas of the plurality of subpixel areas on the base substrate;

the four adjacent subpixel areas of the plurality of subpixel areas comprise two adjacent subpixel areas in the present row, and two adjacent subpixel areas in an adjacent row; and

the two adjacent subpixel areas in the adjacent row are respectively adjacent to the two adjacent subpixel areas in the present row.




FIG. 1

2/5




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2017/099877

A. CLASSIFICATION OF SUBJECT MATTER		
G02F 1/1339(2006.01)i		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
G02F		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
CNABS;VEN:mura, spacer, main, auxiliary, pixel, row, column, arrange,		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	CN 105807484 A (BEIJING BOE OPTOELECTRONIC CO LTD ET AL.) 27 July 2016 (2016-07-27) description, paragraphs [0032]-[0036] and figures 3, 4	1-23
A	CN 105807508 A (BOE TECHNOLOGY GROUP CO LTD) 27 July 2016 (2016-07-27) the whole document	1-23
A	CN 104020605 A (AU OPTRONICS CORP) 03 September 2014 (2014-09-03) the whole document	1-23
A	CN 103268037 A (BEIJING BOE DISPLAY TECHNOLOGY CO LTD ET AL.) 28 August 2013 (2013-08-28) the whole document	1-23
A	CN 101310215 A (CASIO COMPUTER CO LTD) 19 November 2008 (2008-11-19) the whole document	1-23
A	JP 3946498 B2 (FUJITSU DISPLAY TECHNOLOGIES KK) 18 July 2007 (2007-07-18) the whole document	1-23
☐ Further documents are listed in the continuation of Box C. ☒ See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
09 February 2018		22 February 2018
Name and mailing address of the ISA/CN		Authorized officer
STATE INTELLECTUAL PROPERTY OFFICE OF THE P.R.CHINA 6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing 100088 China		LIU, Yanmei
Facsimile No. (86-10)62019451		Telephone No. (86-10)62085549

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.

PCT/CN2017/099877

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)
CN	105807484	A	27 July 2016	None			
CN	105807508	A	27 July 2016	None			
CN	104020605	A	03 September 2014	TW	I556045	B	01 November 2016
				TW	201541165	A	01 November 2015
				CN	104020605	B	18 January 2017
CN	103268037	A	28 August 2013	CN	103268037	B	29 July 2015
				US	9256012	B2	09 February 2016
				US	2015309221	A1	29 October 2015
				WO	2014183430	A1	20 November 2014
CN	101310215	A	19 November 2008	JP	4839889	B2	21 December 2011
				US	7667812	B2	23 February 2010
				EP	1994442	A1	26 November 2008
				TW	I350416	B	11 October 2011
				JP	2007232820	A	13 September 2007
				KR	20070102579	A	18 October 2007
				TW	200736771	A	01 October 2007
				CN	101310215	B	29 February 2012
				WO	2007100123	A1	07 September 2007
				EP	1994442	B1	30 December 2015
				US	2007200994	A1	30 August 2007
				KR	100854852	B1	28 August 2008
JP	3946498	B2	18 July 2007	JP	2003156750	A	30 May 2003