(51) International Patent Classification: G06F 12/02

(21) International Application Number: PCT/US00/33036

(22) International Filing Date: 6 December 2000 (06.12.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

(71) Applicant: INFINEON TECHNOLOGIES NORTH AMERICA CORP. [US/US]: 1730 North First Street, San Jose, CA 95112-4508 (US).

(72) Inventors: OBERLAENDER, Klaus; 840 Paseo Es- terno Drive, San Jose, CA 95122 (US); RANDHAWA, Sabeen; 1200 Dale Avenue, Apt. #57, Mountain View, CA 94040 (US); MARTELLONI, Yannick; Alpen- rosstrasse 15, Poin 85586 (DE); HENFTLING, Manfred; Fliederstrasse 13, Forstenfeldbruck 82256 (DE); ZEMACHI, Rami; Hasofim Street 5, Hertzlia (IL).


(81) Designated States (national): CN, JP, KR.

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

(54) Title: INTERFACE FOR A MEMORY UNIT

(57) Abstract: An interface circuit for coupling a data handling unit with a memory unit having control inputs, an address signal input, a data signal input, and a data signal output is described. The interface circuit comprises an address buffer having an input and an output, said input receiving an address signal from said data handling unit, a first multiplexer which couples said memory unit with either said output of said address buffer or with said address signal, a data buffer having an input and an output, said input receiving a data signal from said data handling unit and said output being coupled with said memory data input, a second multiplexer for selecting either said memory data signal output or said data buffer output, and a comparator for comparing said address signal with the signal from said address buffer output, generating a control signal which controls said second multiplexer.
INTERFACE FOR A MEMORY UNIT

BACKGROUND OF THE INVENTION

The present invention relates to an interface for a memory unit in particular to a microprocessor having a memory unit and an interface for coupling the memory unit with the central processing unit. One of the main factors, which determine the speed of a microprocessor, is defined by the interface between the central processing unit and the memory. Therefore, modern microprocessors have a fast cache or static random access memory (SRAM) on-chip to minimize access delays due to external memory access. These cache or SRAM memories have a very low access time and are capable of retrieving or writing data within up to only one processor cycle. If a memory unit, such as a cache memory, is capable of writing and reading data within one single processor cycle, the system would have the fastest possible access to data stored in this memory. Nevertheless, modern microprocessors or microcontrollers have a pipelined structure. In other words, each complete processing of an instruction is split up in several stages, such as fetching an instruction, decoding it, executing it, and writing back the result. These pipeline stages are executed sequentially and usually each pipeline stage is filled with a part of a different instruction. By execution of a plurality of instructions this provides the ability for a microprocessor in average to execute an instruction in one cycle. The more pipeline stages a processor has the more these stages will be diversified.

Due to characteristics of a pipelined microprocessor writing data within one single processor cycle can become impossible because the address and the data are not present at the same time. In such a system, usually the data to be written is available within a delay time (latency) of one cycle after the address is generated because each is generated in a different pipeline stage. As in a reading instruction data will be provided by the memory, only the memory access delay occurs and reading instructions can be executed in one cycle if the memory is fast enough. But, whenever a reading follows a writing the system will be delayed due to the above mentioned latency restrictions.
SUMMARY OF THE INVENTION

It is therefore object of the invention to provide an interface between a memory unit and a data handling unit, such as a central processing unit of a microprocessor or a microcontroller, which allows the fastest access to the memory. For example, a synchronous SRAM demands address and data simultaneously to perform with the highest possible operation speed.

This object is achieved by an interface circuit for coupling a data handling unit with a memory unit having control inputs, an address signal input, a data signal input, and a data signal output. The interface circuit comprises an address buffer having an input and an output, whereby the input receives an address signal from the data handling unit, a first multiplexer which couples the memory unit with either the output of the address buffer or with the address signal, a data buffer having an input and an output, the input receiving a data signal from the data handling unit and the output being coupled with the memory data input, a second multiplexer for selecting either the memory data signal output or the data buffer output, and a comparator for comparing the address signal with the signal from the address buffer output, generating a control signal which controls the second multiplexer.

The interface circuit can be implemented within a microprocessor or within a memory device. Most advantageously it is implemented in a microcontroller having a microprocessor and memory integrated on a single chip.

A further embodiment is an interface circuit for coupling a data handling unit with a memory unit having control inputs, an address signal input, a data signal input, and a data signal output. The interface comprises a first address buffer having an input and an output, whereby the input receives an address signal from the data handling unit. A second address buffer has an input and an output, whereby the input is coupled with the output of the first address buffer. A first multiplexer has inputs and an output and couples either the content of the first or second address buffer to its output. A second multiplexer which couples the memory unit with either the output of the first multiplexer or with the address signal is further provided. A data buffer has an
input and an output, whereby the input receives a data signal from the data handling unit and the output is coupled with the memory data input. A third multiplexer for selecting either the memory data signal output or the data buffer output is provided. Furthermore, the interface comprises a comparator for comparing the content of the first and second address buffer, generating a control signal which controls the third multiplexer.

Furthermore, a method of writing data to an integrated memory unit within a microprocessor having a pipeline structure in which a data signal to be written into said memory is delayed with respect to an address signal is disclosed. The method comprises the steps of:

buffering said address signal,

in case of a following write signal, storing said data signal under said buffered address signal, and buffering said following address signal, and

in case of a following read signal, buffering said data signal.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a block diagram showing the principle of the present invention,

Fig. 2A - 2D show timing diagrams of memory units according to the prior art,

Fig. 3A and 3B show timing diagrams of a memory with an interface according to the present invention,

Fig. 4 shows another embodiment of an interface according to the present invention,

Fig. 5 shows yet another embodiment of an interface according to the present invention,

Fig. 6 shows a flow chart diagram showing the steps of reading and writing through a memory interface according to the present invention, and

Fig. 7 shows a table indicating the content of the buffers and the status of the multiplexers during different cycles.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
Fig. 1 shows a block diagram of an arrangement according to a preferred embodiment of the present invention. A static random access memory module (SRAM) provides a data input $D_{in}$ and a data output $D_{out}$, a clock input $Clk$ a write enable input $WE$, a combined read/write input $RD/WR$, and a plurality of address inputs $Addr$. A control logic unit 2 receives an $RD/WR'$ and a $WE'$ or equivalent control signals, for example from a microprocessor, and generates the $RD/WR$ and $WE$ signals for the SRAM 1. Furthermore, control unit 2 generates a control signal for a multiplexer 3 and multiplexer 8. Multiplexer 3 receives a plurality of address signals $Addr'$, e.g., from said microprocessor, at its first inputs and a plurality of address signals from an address buffer 4 which is controlled by control logic 2. The address buffer 4 has input lines which are coupled with the address signals $Addr'$. A comparator 5 is provided which compares the output signals of said address buffer with the address signals $Addr'$. Comparator 5 generates a control signal, which controls a second multiplexer 7. Multiplexer 7 receives a data signal $D_{out}$ from the SRAM 1 at its first input and a data signal from the output of a data buffer 6. The output of multiplexer 7 provides a data output signal $D_{out}'$. Data buffer 6 receives a data input signal $D_{in}'$, for example, from said microprocessor, and comprises an output which is coupled with a first input of a multiplexer 8 whose output is coupled with the data input $D_{in}$ of the SRAM 1. The second input of multiplexer 8 is coupled with the data input signal $D_{in}'$. Address buffer 4 and data buffer 6 are controlled by control logic 2. Data buffer 6 can include the multiplexer 8 to switch between the $D_{in}'$ signal and the output of data buffer 6.

Fig. 2A-2D shows the standard timing characteristics of a synchronous SRAM within a pipelined microprocessor. In Fig. 2A the basic write timing is depicted. During the rising edge (a) of the clock signal $Clk$ the $RD/WR$ signal is asserted and at the same time the address signals are provided. Due to the pipeline architecture the data signals proper and the respective write enable bit signals are not available yet. These signals will be provided with the rising edge (b) of the next clock cycle.
In Fig. 2B the basic read timing within a pipelined processor is depicted. A read cycle takes only a single clock cycle because the only delay, which occurs, is the access time delay of the SRAM.

In Fig. 2C a read cycle followed by a write cycle is depicted. As a read cycle takes only a single clock cycle, a write cycle can follow immediately.

As described above, usually no timing problems occur if a read cycle follows another read cycle, a write cycle follows a write cycle, or a write cycle follows a read cycle.

Fig. 2D shows a write cycle immediately followed by a read cycle. In this event a collision occurs. Due to the delay of the data to be written the $D_{in}$ and $D_{out}$ signals are colliding. Therefore, a wait state for a read cycle following a write cycle has to be inserted.

To avoid this cycle penalty, the present invention provides a delayed write cycle. To this end, address buffer 4 and data buffer 6 are provided. Whenever a write cycle starts the address buffer 4 stores the provided addresses $Addr'$ and data buffer 6 will store the data signals $D_{in}'$ in the following cycle. The control signals can be buffered or generated in the control logic 2. The writing to the SRAM will be deferred until the next write cycle starts. In other words, only if a write cycle follows this "initial" write cycle the data of this "initial" write cycle which are buffered in data buffer 6 will be written to SRAM 1 under the address buffered in address buffer 4 using multiplexer 3. As long as read cycle follow this "initial" write cycle, the write cycle proper to SRAM 1 will be deferred.

If one of the read cycles in-between the "initial" write cycle and the first following write cycles wants to read the same address as the "initial" write address, then the following steps take place: comparator 5 compares the address signals $Addr'$ of any read cycle with the buffered address in address buffer 4. If these signals are equal then multiplexer 7 is controlled to output the buffered data from data buffer 6 to the output lines $D_{out}'$.

As an example, Fig. 3A shows a series of read and write cycles with an embodiment according to Fig. 1. Fig. 3A shows the RD/WR', ADDR', $D_{in}'$, $D_{out}'$ signals as well as the RD/WR, ADDR, WE, $D_{in}$, and $D_{out}$ signals. First, a read cycle is executed within cycle $t_1$. In $t_2$, a write cycle takes place and the
associated address b is buffered in address buffer 4. In cycle t3 another write cycle occurs. Therefore, multiplexer 3 is switched to its second input using the buffered address signals from address buffer 4. Data (b) is written to SRAM 1 under the buffered address b and address c is buffered in address buffer 4. As data (b) is written in cycle t3 directly into SRAM 1, it does not have to be buffered in data buffer 6. In cycle t4 a further write cycle occurs. Therefore, data (c) will be written into SRAM 1 under the buffered address c from address buffer 4. Multiplexer 3 is again switched to the address buffer 4 in this case. In cycle t5 a read cycle starts. Multiplexer 3 is switched back to carry the address signal Addr' at its output. Now, data buffer 6 will buffer data (d) while SRAM 1 provides data (e) at output $D_{out}$. Multiplexer 7 is controlled to couple $D_{out}'$ with $D_{out}$. In the following cycle t6 another write cycle occurs. Multiplexer 3 is switched to the address buffer 4. The previously buffered address d and the buffered data (d) will now be written into SRAM while address buffer 4 buffers the new address f.

Fig. 3B shows another example of combinations of read and write cycles with an embodiment according to Fig. 1. During t1 a first write cycle occurs in which address a is buffered in address buffer 4. A second write cycle follows in t2. Therefore, the data (a) which is now provided will be written into SRAM 1 under the buffered address a. To this end, multiplexer 3 is switched to the address buffer 4. Furthermore, address b from the second write cycle is buffered in address buffer 4. During t3 a read cycle occurs. Multiplexer 3 is switched back to the address input Addr'. Data (b) which will be provided now is buffered in data buffer 6 and in parallel SRAM 1 is read out using the provided addresses at Addr', in this case address a. Multiplexer 7 is switched to couple the $D_{out}$ output of SRAM 1 with the output $D_{out}'$. In the next cycle t4 a read cycle occurs. This read cycle attempts to access the previously written address b. As this data has not been written to SRAM 1 yet the following scenario takes place: Comparator 5 compares the address signal Addr' with the buffered address in address buffer 4. As these addresses are identical, comparator 5 controls multiplexer 7 to connect the output of data buffer 6 with the output $D_{out}'$. In this special case SRAM 1 is not involved. The data is immediately accessible through data buffer 6. The
comparator must be able to compare the incoming address Addr' with the buffered address in address buffer 4 and hold the result during the cycle. Holding means such as a buffer or register or any other appropriate means can do this.

Depending on the pipeline structure the delay between the providing of the address signal and the data signal in case of a write cycle may vary. As described above, this delay may be a single cycle. It is of course possible that this delay is enlarged due to the structure of the pipeline. In this case the above-described store forwarding mechanism has to be adapted. For example, if the delay is two cycles, two address buffer and the respective logic is necessary to buffer these signals before the actual data is written to the SRAM. This is indicated by dotted additional address buffers in Fig. 1. The number of address buffers is as deep as the delay between address and data signals is. The required logic to control these buffers increases respectively.

Fig. 4 shows a further preferred embodiment according to the present invention. In this embodiment a memory build in self-test (MBIST) function is combined with the above-described store forwarding mechanism. Again, a SRAM 410 comprises address input Addr, write enable input WE, data input D_in, and Data output D_out. The address input proper Addr' is coupled with the first input of a multiplexer 400, with the input of an address buffer 402, and with the first input of a comparator 403. The output of address buffer 402 is coupled with the second input of comparator 403 and the first input of a multiplexer 401. The output of multiplexer 401 is coupled with the second input of multiplexer 400 whose output is connected to the address input Addr of SRAM 410. Multiplexer 400 is controlled by control and MBIST control signals and multiplexer 401 is controlled by a respective MBIST control signal. The second input of multiplexer 401 is connected to test address lines MBIST ADDR. The write enable signal WE' is coupled with a valid bit register 406 and the first input of a multiplexer 411. The valid register is as wide as the data register and reflects the WE signal for each bit. This has the advantage of being able to decide the actual size of the data word, which is written into
the SRAM, for example, 8, 16, or 32 bits. Also, single bit manipulation is possible in a convenient way by validating the respective bits of the valid register 406. In this embodiment each bit of a word in the SRAM has its own WE line. Of course, this scheme can be easily adapted to different organized SRAMs with, for example, only a single WE line. The second input of multiplexer 411 is coupled with the output of multiplexer 412. Multiplexer 412 receives at its first input the MBIST WE signal and at its second input the output signal from the valid bit register 406. Multiplexers 411 is controlled by a combined control and MBIST control signal and multiplexer 412 is controlled by a respective MBIST control signal. The output of valid bit buffer 406 is also connected per bit to the first input of an AND gate 405 whose second input is coupled with the output of comparator 403. The data input $D_{in}$ is coupled with the input of a data buffer 407 and the first input of a multiplexer 409 whose second input is coupled with the output of multiplexer 408. The first input of multiplexer 408 is coupled with the output of data buffer 407. The second input of multiplexer 408 receives a MBIST $D_{in}$ signal. Multiplexer 408 is controlled by a respective MBIST control signal and multiplexer 412 is again controlled by a combined control and MBIST control signal. A control unit (not shown) generates all control and MBIST control signals. The output of multiplexer 409 is coupled with the data input $D_{in}$ of SRAM 410. The data output $D_{out}$ of SRAM 410 is coupled with the first input of a multiplexer 404 whose second input is coupled with the output of data buffer 407. The output of AND gate 405 controls multiplexer 404 per bit whose output is coupled with the data output $D_{out}$. This embodiment has a similar functionality whenever the respective MBIST control signals are set to the normal operation mode, namely the read/write mode. In this mode multiplexer 401 is switched to the address buffer 402, multiplexer 412 to the valid bit register, and multiplexer 408 to the data buffer 407. Valid bit buffer 406 is provided to indicate whether data buffer 406 contains valid data as described above. The bits in this buffer are set for the respective bits in data buffer 407 whenever those bits of data buffer 407 are written and address buffer 402 contains the appropriate address. Through AND gate 405 multiplexer 404 switches between the output of data buffer 407 and the data output $D_{out}$ of SRAM 410. Whenever the
MBIST control signal is switched to MBIST function, multiplexer 401 is switched to the MBIST ADDR input. Multiplexer 400 is then switched to the output of multiplexer 401 and the MBIST unit (not shown) can provide different test addresses to SRAM 410 through the MBIST ADDR input. Also, the write enable signal will be switched to the MBIST WE signal through multiplexer 411 and 412. Data can be provided to SRAM 410 in this mode by means of multiplexer 409 and multiplexer 408. Usually, in embodiments of SRAM's with MBIST functionality according to the prior art, outside multiplexers are used which switch between the respective signals. This might slow down the access time to the SRAM because additional setup time is necessary. The additional multiplexers needed for the MBIST functionality according to the present invention, in which the MBIST functionality is fully integrated in the SRAM interface, are placed in a timing uncritical path.

Fig. 5 shows another embodiment according to the present invention. Address lines Addr' from the microprocessor side are coupled with a first input of a multiplexer 500 and with the input of a buffer or register 504. The output of multiplexer 500 carries the address signal Addr for the memory unit. The output of register 504 is coupled with the input of register 503 and the first input of multiplexer 502 whose output is coupled with the second input of multiplexer 500. Multiplexer 500 is controlled by a control signal 501. The output of register 503 is coupled with the second input of multiplexer 502. The output of registers 503 and 504 are coupled with respective inputs of a comparator 505 whose output signal is coupled with the first input of an AND gate 521 per bit. The output signal of AND gate 521 controls a multiplexer 520. Data input lines Din' from the microprocessor are coupled with a first input of a multiplexer 510 and the input of register 512. The output of register 512 is coupled with the second input of multiplexer 510 whose output carries the input data signal for the memory unit. The first input of multiplexer 520 is coupled with the output of register 512. The second input of multiplexer 520 is coupled with the output data lines D_{out} of the memory unit and its output carries the output data signals for the microprocessor. The write enable signal WE' from the microprocessor is coupled with the first input of a multiplexer 531 and the input of a register 530. The output of register 530 is coupled with
the second input of multiplexer 531 whose output carries the write enable signal WE for the memory unit. Furthermore, the output of register 530 is coupled with the second input of AND gate 521 per bit. Multiplexers 502, 510, and 531 are controlled by control signal 511.

This arrangement allows a less critical implementation of the comparator 505. In case of a write cycle, register 504 buffers the address Addr'. If a read cycle occurs in the following cycle the associated data Din' for the write cycle are stored in register 512 and the write enable signal WE' in register 530. Also, the buffered address of the previous write cycle gets forwarded into register 503 and the read cycle address gets stored into register 504. Comparator 505 compares both addresses. As both addresses are stored within registers the comparison proper is less time critical and the address setup time which is most critical does not suffer. If both addresses are identical then multiplexer 520 is controlled by comparator 505 to forward the content of register 512 to the data output D_{out} ' if the corresponding WE bit is set for each bit position to. If the compared addresses are different then multiplexer 520 couples data output D_{out} ' with the data output D_{out} of the memory unit and a regular read cycle takes place. To this end, multiplexer 500 couples the address lines Addr' with the memory unit address lines Addr. Registers 503, 512, and 530 keep the buffered write cycle addresses, data, and control signal while read cycles are performed until another write cycle occurs. If a second write cycle follows then the content of register 512 is actually written into the memory unit under the address buffered by register 503 using the WE or valid bits of register 530. Therefore, multiplexers 502 and 500 switch to the appropriate inputs. Register 530 buffers the write enable signal. This signal can be used to determine whether a write cycle should actually be performed, for example, indicating a write control signal in case of a cache hit. It also can be used in a similar way as shown in Fig. 4 as an indicator as to whether data or single bits in register 512 are valid and therefore have to be written. WE and valid signal are therefore identical in this embodiment. Fig. 6 shows a flow chart of the different cycles, which can occur.
A read cycle starts with step 602 where it is determined whether any data and control signals from a previous write cycle are available or in other words whether the previous cycle was a write cycle. If so, then steps 603-605 copy the content of buffer 504 to 503, the transferred data and control signals are stored in buffers 512 and 530, respectively, and the actual address transmitted with the read cycle is buffered in register 504. Next or if the above steps have been skipped, the content of registers 503 and 504 are compared in step 607. If they are equal then it is checked in step 608 whether registers 512 and 530 contain valid data. If so, then the content of register 512 is forwarded to the output $D_{out}$ in step 609. Fig. 6 only shows the store forward function during a read cycle where the content comes either from the store forwarding buffer or directly from the SRAM. If the interface allows single bits to be altered, then only those bits which are valid will be forwarded from the respective buffer in step 609. In parallel, the SRAM is read and the remaining bits of the respective data word are merged with the buffered bits. If step 607 or 608 result differently, then multiplexer 500 couples the address signals $Addr'$ with the address input of the SRAM and the respective memory cells of the SRAM are read and their content is transferred to the data output $D_{out}$ in step 610.

During a write cycle it is first checked in step 612 whether the buffers 512 and 530 contain valid data. If so, then in the following step 613 the content of buffer 512 is written to the SRAM under the address buffered in buffer 503. Next in step 614, it is checked whether data and control signals from a previous write cycle are available. If so, then in step 615 buffer 504 is copied to buffer 503 and the data and control signals are buffered in 512 and 530, respectively. If in step 612 the decision is "no", then in step 617 it is checked whether data and control signals from a previous write cycle are available. If so, then in step 618 those data are directed to the SRAM switching multiplexers 510 and 531 to input "1". Multiplexer 502 is also switched to input "1" using the output signal of register 504 as the associated address. Multiplexer 500 is switched to input "0". Next, steps 615 to 616 follow. In step 619 which follows step 616 the new address from the current
write cycle is buffered in register 504. If no data and control signals from a previous write cycle are available in step 617 then only step 619 follows.

During an idle cycle it only has to be checked in step 621 whether data and control signals from a previous write cycle are available. If so, then buffer 504 is copied to buffer 503 and the incoming data and control signals are buffered in registers 512 and 530, respectively.

Alternatively step 618 can be followed directly by step 619 thereby skipping steps 615 and 616. In this embodiment data can be read from SRAM within a single cycle. Therefore, if the incoming data in step 618 is written into the SRAM it can be read within the next cycle from the SRAM. IF steps 615 and 816 are used after step 618, forwarding as described in steps 607-609 can be used.

Fig. 7 shows a table displaying the different contents of the buffers/registers and the status of the multiplexers during different cycles. It is assumed that all registers /buffers are empty before the first cycle W1. W1 is a write cycle during which the address "1" is written into register 503. It is assumed that the next cycle is a write cycle W2. During this cycle the data and control signals from the previous write cycle W1 arrive and are stored in registers 512, and 530, respectively. In parallel they are written into the SRAM. Therefore, multiplexer 500 is switched to input 0 and multiplexers 502, 510, and 531 to input 1. The next cycle is assumed to be a read cycle R3. During this cycle the now incoming data and control signals from the previous write cycle are buffered in registers 512 and 530. The previously stored address is copied from register 504 into register 503. The new incoming address is fed to the SRAM through multiplexer 500 which is switched to input 1 and stored in register 504. Comparator 505 compares the content of registers 504 and 503. In this case they are different. Therefore, multiplexer 520 is switched to input 0 and feeds the data read from the SRAM to the output D_{out}'. Multiplexer 531 is switched to input 1 to couple the control signal WE' with the respective control input of the SRAM. During the next cycle which is assumed to is another write cycle W4, the previously buffered address, data and control signals are used to write the buffered data into the SRAM. Therefore, multiplexer 500 is switched to 0 and multiplexers 502, 510,
and 531 are switched to input 0, respectively. The newly submitted address "4" is stored in register 503. During a following read cycle R4 the now incoming data and control signals are stored into registers 512 and 530. Also, the content of register 504 is copied into register 503 and the newly arrived address for the read cycle is stored in register 504. Comparator 505 compares the content of both registers 503, and 504 and as they are identical switches multiplexer 520 to input 1. Therefore, the content of register 512 is forwarded to output D\textsubscript{out} for those bits which are set valid. If necessary these forwarded bits are combined with the respective bits from the SRAM which were set invalid for buffer 512. In the following write cycle W5 the content of registers 503, 512, and 530 is again used to write into the SRAM as described above with respect to write cycle W4. During a following IDLE cycle the now incoming data and control signals from the previous write cycle W5 are stored in registers 512 and 530 and the content of register 504 is copied into register 503. Alternatively, during an idle cycle if the buffer is full or if data is incoming from a previous write cycle these data can be written into the SRAM.

In summary, no wait states have to be inserted during a read after write sequence and the microprocessor can operate at full speed.
CLAIMS:

1. Interface circuit for coupling a data handling unit with a memory unit having control inputs, an address signal input, a data signal input, and a data signal output, comprising:
   - an address buffer (4; 402) having an input and an output, said input receiving an address signal from said data handling unit,
   - a first multiplexer (3; 400) which couples said memory unit (1; 410) with either said output of said address buffer (4; 402) or with said address signal,
   - a data buffer (6; 407) having an input and an output, said input receiving a data signal from said data handling unit and said output being coupled with said memory data input,
   - a second multiplexer (7; 404) for selecting either said memory data signal output or said data buffer output,
   - a comparator (5; 403) for comparing said address signal with the signal from said address buffer output, generating a control signal which controls said second multiplexer (7; 404).

2. Interface according to claim 1, wherein said memory unit (1; 410) is a static memory.

3. Interface according to claim 1 or 2, wherein a further multiplexer (8; 409) comprising two inputs and an output is provided, said output being coupled with the data input of said memory (1; 410), the first input being coupled with the output of said data buffer (6; 407), and the second input receiving said data signal from said data handling unit.

4. Interface according to one of the preceding claims, wherein a further multiplexer (401) with two inputs and an output is provided, said output being coupled with said first multiplexer (400), said first input being coupled with the output of said address buffer (402) and said second input receiving a test address.
5. Interface according to claim 4, wherein another multiplexer (408) having two inputs and an output is provided, said output being coupled with said data signal input of said memory, said first input receiving said output signal of said data buffer (407), and said second input receiving a test data signal.

6. Interface according to claim 5, wherein said memory unit (410) comprises a write enable input and wherein said interface comprises a write enable buffer (406) having an input and an output, said input being coupled with a write enable signal from said data handling unit, a write enable multiplexer (412) having two inputs and an output, said first input being coupled with said write enable signal and said second input being coupled with said output of said write enable buffer (406), said output of said multiplexer being coupled with said write enable input of said memory unit (410).

7. Interface according to claim 5 or 6, wherein a further multiplexer (412) is provided for selecting between said write enable buffer output and a write enable test signal.

8. Interface according to one of the preceding claims, wherein a plurality of address buffer (4) are provided.

9. Microprocessor having an interface integrated according to one of the preceding claims.

10. Method of writing data to an integrated memory unit within a microprocessor having a pipeline structure in which a data signal to be written into said memory is delayed with respect to an address signal, said method comprising the steps of:
    - buffering said address signal,
    - in case of a following write signal, storing said data signal under said buffered address signal, and buffering said following address signal,
- in case of a following read signal, buffering said data signal.

11. Method according to claim 10, comprising the additional step of: setting a valid bit if both address and data have been buffered and writing said buffered address and data only if said valid bit has been set.

12. Method according to claim 11, wherein a valid bit is set for each bit from said buffered data which is to written into said memory unit.

13. Method according to claim 10, 11, or 12, wherein in case of a plurality of succeeding write cycles a plurality of write addresses and the respective data are buffered in a plurality of address and data buffers.

14. Interface circuit for coupling a data handling unit with a memory unit having control inputs, an address signal input, a data signal input, and a data signal output, comprising:
   - a first address buffer (504) having an input and an output, said input receiving an address signal from said data handling unit,
   - a second address buffer (503) having an input and an output, said input being coupled with said output of said first address buffer (504),
   - a first multiplexer (502) having inputs and an output which couples either the content of the first (504) or second address buffer (503) to its output,
   - a second multiplexer (500) which couples said memory unit with either said output of said first multiplexer (502) or with said address signal,
   - a data buffer (512) having an input and an output, said input receiving a data signal from said data handling unit and said output being coupled with said memory data input,
   - a third multiplexer (520) for selecting either said memory data signal output or said data buffer output,
   - a comparator (505) for comparing the content of said first and
second address buffer, generating a control signal which controls said third multiplexer (520).

15. Interface according to claim 14, wherein said memory unit is a static memory.

16. Interface according to claim 14 or 15, wherein a fourth multiplexer (510) with two inputs and an output is provided, said output being coupled with the data input of said memory, the first input being coupled with the output of said data buffer (512), and the second input receiving said data signal from said data handling unit.

17. Interface according to one of the claims 14-16, wherein a plurality of address buffer (512) are provided.

18. Interface according to one of the claims 14-17, wherein a control signal buffer (530) with an input and an output and a fifth multiplexer (531) with two inputs and an output are provided, said input of said control signal buffer (531) being coupled with a control signal provided by said data handling unit and said multiplexer output being coupled with the control input of said memory, the first input being coupled with the output of said control buffer (530), and the second input receiving said control signal from said data handling unit.
FIG. 2A Basic Write Timing

FIG. 2B Basic Read Timing

FIG. 2C Basic Write after Read Timing
FIG. 2D  Basic Read after Write Timing

FIG. 3A
FIG. 3B
Determine Cycle

Read Cycle

Data and Control Signals from Previous Write Cycle Avail.?

Yes

Copy Buffer 504 to 503

No

Buffer Data and Control Sig. in 512, 530

Buffer Read Address in 504

Compare 503 with 504

Equal

Yes

Forward 512 to D_out'

Read SRAM Using Addr'

No

No

No

No

No

No

No

No

Yes

Copy Buffer 504 to 503

Yes

Copy Buffer 504 to 503

Buffer Data and Control Sig. in 512, 530

Write Data to SRAM Using 503, 512, 530

buffer Data and Control Sig. in 512, 530

Data and Control Signals from Previous Write Cycle Avail.?

Yes

Copy Buffer 504 to 503

No

Write Data to SRAM Using 504, D_in', WE'

Data and Control Signals from Previous Write Cycle Avail.?

FIG. 6
<table>
<thead>
<tr>
<th>Cycle</th>
<th>Buffer 503</th>
<th>Buffer 504</th>
<th>Buffer 512</th>
<th>Buffer 530</th>
<th>MUX 500</th>
<th>MUX 502</th>
<th>MUX 510</th>
<th>MUX 531</th>
<th>MUX 520</th>
<th>SRAM R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>W1</td>
</tr>
<tr>
<td>W2</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>R1</td>
</tr>
<tr>
<td>R3</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>0</td>
<td>R3</td>
</tr>
<tr>
<td>W4</td>
<td>2</td>
<td>4</td>
<td>2</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>W2</td>
</tr>
<tr>
<td>R4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>I/O</td>
<td>-</td>
</tr>
<tr>
<td>W5</td>
<td>4</td>
<td>5</td>
<td>4</td>
<td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>W4</td>
</tr>
<tr>
<td>IDLE</td>
<td>5</td>
<td>-</td>
<td>5</td>
<td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

**FIG. 7**
### INTERNATIONAL SEARCH REPORT

**A. CLASSIFICATION OF SUBJECT MATTER**

IPC 7 G06F12/02

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>EP 0 526 030 A (INMOS LTD) 3 February 1993 (1993-02-03) column 3, line 24 -column 4, line 18; figure 1</td>
<td>1, 2</td>
</tr>
<tr>
<td>Y</td>
<td>DE 41 14 053 A (SUN MICROSYSTEMS INC) 31 October 1991 (1991-10-31) column 2, line 23 -column 3, line 40; figure 1</td>
<td>3, 8, 14-17</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of box C. Patent family members are listed in annex.

* Special categories of cited documents:

  *A* document defining the general state of the art which is not considered to be of particular relevance
  *B* earlier document but published on or after the international filing date
  *C* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  *D* document referring to an oral disclosure, use, exhibition or other means
  *E* document published prior to the international filing date but later than the priority date claimed

*“F” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

*“X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

*“Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

Date of the actual completion of the international search

21 March 2001

Date of mailing of the international search report

28/03/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk

Tel. (+31-70) 340-2040, Tx. 31 651 epos nl, Fax (+31-70) 340-3016

Authorized officer

Ledrut, P
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
</table>

|                                        |                 | HK 57395 A              | 21-04-1995      |
|                                        |                 | JP 7121437 A            | 12-05-1995      |
|                                        |                 | SG 10895 G              | 16-06-1995      |
|                                        |                 | US 5283890 A            | 01-02-1994      |