

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
28 June 2007 (28.06.2007)

PCT

(10) International Publication Number
WO 2007/071305 AI

(51) International Patent Classification:
G06F 9/445 (2006.01) G06F 15/78 (2006.01)

(21) International Application Number:
PCT/EP2006/01 1254

(22) International Filing Date:
23 November 2006 (23.11.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
11/311,718 19 December 2005 (19.12.2005) US

(71) Applicant (for all designated States except US): **M2000**
[FR/FR]; Pare Burospace, 1, Route de Gisy-Hall 1 bis,
F-91570 Bievres (FR).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **REBLEWSKI,**
Frédéric [FR/FR]; 26, rue Fabert, F-75007 Paris (FR).

(74) Agent: **LEINWEBER & ZIMMERMANN;** Rosental 7 /
II. Aufgang, 80331 Munchen (DE).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: CONFIGURABLE CIRCUITS WITH MICROCONTROLLERS



(57) Abstract: Configurable circuits with microcontrollers are described herein. The microcontrollers may perform a variety of functions including the control of configurations of the configurable circuits.



WO 2007/071305 A1

CONFIGURABLE CIRCUITS WITH MICROCONTROLLERS

Technical Field

[0001] Embodiments of the present invention relate to the field of integrated circuits, more specifically, to configurable integrated circuits

Background

[0002] A configurable circuit is typically an integrated circuit that includes an array of configurable resources including a plurality of configurable functions (i.e., configurable function blocks) and a plurality of configurable interconnects that are coupled to the configurable functions. When employed, a configurable circuit is configured in a particular manner so that it can execute some application. The configuration of a configurable circuit will be based on configuration data that is typically provided to the configurable circuit from some external source. The configuration data to be supplied to the configurable circuit will usually include data for configuring the configurable functions and routing information for configuring the configurable interconnects.

[0003] . An example of a configurable circuit is an integrated circuit that includes a Field Programmable Gate Array (FPGA) that can be configured on the field to execute any user application that remains below a certain level of complexity given by the size of the FPGA and its routing capacity. When used as part of a system, configurable circuits such as FPGA circuits are typically accompanied by nonvolatile memory (i.e.,

configuration memory) such as read-only memory (ROM) that can store the configuration data to be used to configure the configurable circuits.

[0004] There are at least two phases when such configurable circuits are powered up. First, the configurable circuit loads the configuration data from the configuration memory, and second, the configurable circuit is configured in accordance with the configuration data so that it can execute an application.

Brief Description of the Drawings

[0005] Embodiments of the present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings. To facilitate this description, like reference numerals designate like structural elements. Embodiments of the invention are illustrated by way of example and not by way of limitation in the figures of the accompanying drawings.

[0006] **FIG. 1** illustrates a system that includes a conventional configurable circuit;

[0007] **FIG. 2** illustrates a configurable circuit with a microcontroller in accordance with various embodiments of the present invention; and

[0008] **FIG. 3** illustrates another configurable circuit with a microcontroller in accordance with various embodiments of the present invention.

Detailed Description of Embodiments of the Invention

[0009] In the following detailed description, reference is made to the accompanying drawings which form a part hereof wherein like numerals designate like

parts throughout, and in which is shown by way of illustration embodiments in which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. Therefore, the following detailed description is not to be taken in a limiting sense, and the scope of embodiments in accordance with the present invention is defined by the appended claims and their equivalents.

[0010] Various operations may be described as multiple discrete operations in turn, in a manner that may be helpful in understanding embodiments of the present invention; however, the order of description should not be construed to imply that these operations are order dependent.

[0011] The description may use perspective-based descriptions such as up/down, back/front, and top/bottom. Such descriptions are merely used to facilitate the discussion and are not intended to restrict the application of embodiments of the present invention.

[0012] For the purposes of the present invention, the phrase "A/B" means A or B. For the purposes of the present invention, the phrase "A and/or B" means "(A), (B), or (A and B)." For the purposes of the present invention, the phrase "at least one of A, B and C" means "(A), (B), (C), (A and B), (A and C), (B and C) or (A, B and C)." For the purposes of the present invention, the phrase "(A)B" means "(B) or (AB)" that is, A is an optional element.

[0013] The description may use the phrases "in various embodiments," or "in some embodiments," which may refer to one or more of the same or different

embodiments. Furthermore, the terms "comprising," "including," "having," and the like, as used with respect to embodiments of the present invention, are synonymous.

[0014] Embodiments of the present invention provide integrated circuits, such as configurable circuits, with microcontrollers. For the embodiments, the integrated circuits in addition to the microcontrollers may include arrays having a plurality of configurable functions coupled to a plurality of configurable interconnects. In some embodiments, the integrated circuits may be circuits that include FPGAs. The microcontrollers may be coupled to the arrays to execute a plurality of instructions to control configuration of the configurable functions and configurable interconnects, and storages may be coupled to the microcontrollers to store working data associated with the execution of the instructions.

[0015] In order to appreciate various aspects of embodiments of the invention, a brief description of a conventional system that includes a conventional configurable circuit will be described first. FIG. 1 is a simplified depiction of a system 100 that includes a configuration memory 102, such as nonvolatile memory (e.g., ROM), and a conventional configurable circuit 104, coupled together as shown. In such a system 100, the configuration memory 102 provides configuration data to the conventional configurable circuit 104. The configurable circuit 104 includes an array comprising a plurality of configurable functions 106 and a plurality of configurable interconnects 108 coupled together as shown. The configurable functions 106 typically include programmable gates while the configurable interconnects typically include programmable network of wires and switches including for example, crossbar devices.

[0016] As depicted, such a system 100 may give rise to a number of issues that may prevent the configurable circuit 104 as well as the system 100 that the configurable circuit 104 is part of from performing optimally. For example, the configuration data provided to the configurable circuit 104, in some instances, may result in a configuration that may damage the configurable circuit 104. This may be as a result of, for example, the conflicts that may arise between several configurable drivers simultaneously configured to drive the same wire to conflicting values while the configurable circuit 104 was designed to be configured in such a way that no more than one driver would be active.

[0017] A second issue that may arise is that because the configuration data to be loaded onto the configurable circuit 104 must typically be in a finalized bit form that can be directly read by the configurable functions 106 and the configurable interconnects 108 to configure themselves, thus as integrated circuit technology continues to improve, with more and more configuration functions 106 and configurable interconnects 108 being included in a configurable circuit 104, the configuration memory 102 must typically be very large in order to store such data.

[0018] A third issue that may arise is when the configuration data to be provided to the configurable circuit 104 is somehow not suitable for properly configuring the configurable circuit 104. That is, in some instances, the configuration data provided by the configuration memory 102 may have been originally created for a particular configurable circuit having particular characteristics such as a particular array size and structure and/or for a configurable circuit having elements (e.g., configurable functions and configurable interconnects) with specific characteristics. For example, it is common

for the manufacturer of the configurable circuit 104 to make several different versions of configurable circuits having different characteristics. Designers may then purchase these configurable circuits from the manufacturer to be, for example, included in a system and further provide the configuration data needed to configure the configurable circuits as well as the application to be executed on the configured circuits.

Unfortunately, the configuration data provided by the designer may not be compatible with one or some of the different versions of the configurable circuits provided by the manufacturer.

[0019] A fourth issue that may arise with a conventional configurable circuit 104 is that they may not be able to work around faulty elements that may be present in the configurable circuit 104. That is, in the case whereby one or more of the configurable functions 106 and/or configurable interconnects 108 of the configurable circuit 104 is/are faulty, there may be no way for the configurable circuit 104 by itself to deal with such problems even if the configurable circuit 104 has redundant elements. These are just some of the issues that may be associated with a conventional configurable circuit such as the one depicted in FIG. 1.

[0020] In accordance with various embodiments, configurable integrated circuits with microcontrollers are provided. For the embodiments, the configurable integrated circuits may include arrays of configurable functions and configurable interconnects. The microcontrollers may be able to perform a variety of functions including control of the configurations of the configurable functions and configurable interconnects included in the configurable integrated circuits (herein "configurable circuits"). In some

embodiments, the microcontrollers may ensure that the configurable circuits are not damaged as a result of configurations of the configurable circuits.

[0021] In some embodiments, the microcontroller may particularize the configuration data provided to the configurable circuits with respect to the specific elements present in the configurable circuits. This means that for these embodiments, the microcontrollers may adapt or particularize the configuration data that are received by the configurable circuits taking into account the specific characteristics of the configurable circuits including the type and size of the arrays included in the configurable circuits and/or the specific characteristics of their elements (e.g., configurable functions and configurable interconnects).

[0022] In some embodiments, the microcontrollers may further facilitate overcoming faulty elements that may be present in the configurable circuits by finalizing the routing information included in the configuration data that are loaded onto the configurable circuits, while taking into account the timing characteristics of the arrays to ensure the timings of the applications to be executed on the circuits are not violated. The microcontrollers may, in some embodiments, facilitate built-in self-test (BIST) before or after the configuration data are loaded. Other types of functions may further be executed by the microcontrollers in various other embodiments.

[0023] FIG. 2 depicts a configurable circuit with a microcontroller in accordance with some embodiments. For the embodiments, the configurable circuit 200 may include an array 202 including a plurality of configurable functions 204 and a plurality of configurable interconnects 206 coupled to the configurable functions 204, a microcontroller 208, a storage 210, a read-only memory (ROM) 212, and an instruction

cache 214, coupled together as shown. The configurable circuit 200 may further include an input/output (I/O) interface 216 adapted to couple with one or more devices 222 external to the configurable circuit 200. The I/O interface 216 may further include at least a data port for an input data line 218, and an output address port for an address line 220.

[0024] In some embodiments, the external device(s) 222 may provide instructions and/or configuration data to the configurable circuit 200. The instructions provided by the external device(s) 222, when executed by the microcontroller 208, may facilitate the performance of various functions including, for example, configuration of the configurable circuit 200. The configuration data provided by the external device(s) 222 may be used at least in part to configure the configurable functions 204 and configurable interconnects 206.

[0025] Note that although the I/O interface 216 was previously described as having only a data port and an address port, the I/O interface 216 may further include other ports including one or more instruction or programming ports. Note further that in alternative embodiments, one or more of the components such as storage 210, ROM 212, and instruction cache 214 may be absent, while in other or the same embodiments, additional components may be included in the configurable circuit 200.

[0026] As previously alluded to, the configurable functions 204 and the configurable interconnects 206 may be configured based at least in part on configuration data supplied by the external device(s) 222. In some embodiments, the configuration data to be provided by the external device(s) 222 may be in a symbolic form not fully particularized to properly configure the configurable circuit 200 with

respect to the specific elements of the configurable functions 204 and configurable interconnects 206. For these embodiments, the configuration data may be particularized using the microcontroller 208 as will be further discussed in greater detail below. In yet other embodiments, or the same embodiments, the external device(s) 222 may provide to the configurable circuit 200, instructions to facilitate configuration of the configurable circuit 200. In various embodiments, the external device(s) 222 may include nonvolatile memory such as ROM for storing the configuration data and/or instructions.

[0027] According to embodiments of the invention, the microcontroller 208 may execute a plurality of instructions to control the configuration of the configurable functions 204 and configurable interconnects 206. The instructions may be supplied by, in some embodiments, the external device(s) 222. Alternatively, the instructions or a subset of the instructions may be stored in an internal memory such as the ROM 212. The microcontroller 208 may further receive configuration data that is to be used, at least in part, to configure the elements of the array 202, and to process the configuration data based on the instructions. The instructions may further facilitate the microcontroller 208 to perform various other functions such as determining whether a configuration will damage the configurable circuit 200 or to particularize the configuration data so as to account for the specific characteristics of the array 202 and/or its elements as will be discussed below.

[0028] In various embodiments, the microcontroller 208 may access the external device(s) 222 in order to retrieve the instructions. For these embodiments, the external device(s) 222 may include nonvolatile memory such as a ROM as previously described,

and the accessing of the external device(s) 222 may be achieved by providing addresses to the external device(s) 222. In some embodiments, and although not depicted, the integrated circuit 200 may include a circuit coupled to the instruction cache 214 and the I/O interface 216 to successively fetch subsets of the instructions to be executed by the microcontroller 208 into the instruction cache 214 from the external device[s] 222 that may be coupled to the I/O interface 216.

[0029] The instructions to be executed by the microcontroller 208 may perform various functions as previously alluded to. For example, in some embodiments, the instructions when executed on the microcontroller 208 may determine whether a configuration of the configurable functions 204 and configurable interconnects 206 is harmless. A configuration may be harmful to the configurable circuit 200 in some instances because of the particular structure of the configurable circuit 200 and the conflicts that may arise between drivers when the configurable circuit 200 is configured in a particular manner.

[0030] In some embodiments, the instructions may be designed to, when executed on the microcontroller 208, particularize the configuration data that is to be used to configure the configurable circuit 200. For these embodiments, configuration data that are provided by, for example, the external device(s) 222, may be in a symbolic form that is not fully particularized with respect to the specific element of the configurable functions 204 and configurable interconnects 206. The instructions, when executed by the microcontroller 208, may process the received configuration data and generate in response, configuration data that are fully particularized with respect to specific elements of the configurable functions 204 and configurable interconnects 206

to be configured. That is, by transforming or particularizing the received configuration data, the resulting configuration data may specifically accommodate for the specific characteristics of the configurable circuit array and/or its elements.

[0031] In some embodiments, the instructions may be designed to, when executed using the microcontroller 208, determine the presence of any faulty elements in the array 202, and if any faulty elements are found, to transparently effectuate a desired configuration of the array 202 using available redundant configurable functions to substitute for the faulty configurable functions and/or using available redundant configurable interconnects to substitute for faulty configurable interconnects. Based on the instructions, the microcontroller 208 may transparently adapt the received configuration data to enable redundant one(s) of the configurable resources and/or configurable interconnects to be employed to substitute for the faulty one(s).

[0032] As depicted, a storage 210 may be coupled to the microcontroller 208, the storage 210 being adapted to store working data that may be associated with the execution of instructions by the microcontroller 208. In some embodiments, the working data may be temporary data generated and/or processed by the microcontroller 208 when it executes its various functions. An instruction cache 214 may be further coupled to the microcontroller 208 to cache at least a subset of the instructions to be received from the external device(s) 222. In some embodiments, the presence of the instruction cache 214 may eliminate the need for a high bandwidth connection from the external device(s) 222.

[0033] In various embodiments, the ROM 212 may store instructions and/or data that facilitate the microcontroller 208 in performing the various functions previously

described or other functions. For example, in some embodiments, the ROM 212 may store all or some of the instructions and/or data to be used to control the configuration of the array 202. These may include instructions and/or generic data to determine whether a configuration of the integrated circuit 200 is harmless to the integrated circuit 200. In some embodiments, the data stored in the ROM 212 may be circuit data that specify or describe the characteristics of the array 202 and its elements. These may include, for example, the size and structure of the array 202 and the individual characteristics of the configurable functions 204 and configuration interconnects 206. In some embodiments, the ROM 212 may store data (and/or instructions) to allow the microcontroller 208 to boot up on its internal safe code and to jump to an external code once some verification has been done, such as a checksum, to ensure that the instructions or data received from the external device(s) 222 have not been damaged.

[0034] FIG. 3 depicts a configurable circuit with a microcontroller in accordance with various embodiments. For the embodiments, and similar to the configurable circuit 200 of FIG. 2, the configurable circuit 300 may include an array 202 including a plurality of configurable functions 204 and a plurality of configurable interconnects 206, a microcontroller 208, a storage 210, and a read-only memory (ROM) 212, coupled together as shown. The configurable circuit 300 may further include an input/output (I/O) interface 306 adapted to couple with device(s) 222 external to the configurable circuit 300. All of these components may perform similar roles as described for the embodiments of FIG. 2. Unlike the configurable circuit 200 depicted in FIG. 2, however, the configurable circuit 300 may further include a transfer controller circuitry 304, an

instruction memory 302 instead of an instruction cache 214, and no output address line going through the I/O interface 306.

[0035] In various embodiments, the configurable circuit 300 may be particularly suitable when the external device(s) 222 provides, for example, the data and/or the instructions in a bit stream that cannot be controlled by the microcontroller 208 by means of addresses. For these embodiments, the transfer controller circuitry 304 may be capable of copying data and/or instructions received from the external device(s) 222 to the instruction memory 302 so that the data (or instructions) from the external device(s) 222 can be processed in several steps, one block of data at a time, making it unnecessary to provide an internal memory that is large enough to hold all of the data and/or instructions to be provided by the external device(s) 222. In some embodiments, the ROM 212 may not be present and the instruction memory 302 may be directly loaded from the external device(s) 222 before the microcontroller executes its first instruction.

[0036] Although certain embodiments have been illustrated and described herein for purposes of description of the preferred embodiment, it will be appreciated by those of ordinary skill in the art that a wide variety of alternate and/or equivalent embodiments or implementations calculated to achieve the same purposes may be substituted for the embodiments shown and described without departing from the scope of the present invention. Those with skill in the art will readily appreciate that embodiments in accordance with the present invention may be implemented in a very wide variety of ways. This application is intended to cover any adaptations or variations of the embodiments discussed herein. Therefore, it is manifestly intended that embodiments

in accordance with the present invention be limited only by the claims and the equivalents thereof.

Claims

What is claimed is:

1. An integrated circuit, comprising:
an array including a plurality of configurable functions and a plurality of configurable interconnects coupled to the configurable functions;
a microcontroller coupled to the array to execute a plurality of instructions to control configuration of the configurable functions and configurable interconnects; and
a storage coupled to the microcontroller to store working data associated with said execution of instructions.
2. The integrated circuit of claim 1, wherein the integrated circuit further comprises an input/output interface for coupling an external device having the instructions to the integrated circuit, and the microcontroller accesses the external device to retrieve the instructions.
3. The integrated circuit of anyone of claims 1 or 2 further comprising an instruction cache coupled to the microcontroller to cache at least a subset of the instructions.
4. The integrated circuit of anyone of claims 1 to 3, wherein the integrated circuit further comprises an input/output interface for coupling the integrated circuit to a device external to the integrated circuit, and a circuit coupled to the instruction cache and the input/output interface to successively fetch subsets of said instructions into said instruction cache, from the external device coupled to the input/output interface.

5. The integrated circuit of anyone of claims 1 to 4, further comprising a read-only-memory coupled to the microcontroller, the read-only memory having stored therein said instructions.
6. The integrated circuit of anyone of claims 1 to 5, further comprising a read-only-memory coupled to the microcontroller, the read-only memory having data associated with said controlling of configuration.
7. The integrated circuit of claim 6, wherein said data comprises generic data for determining whether a configuration is harmless to the integrated circuit.
8. The integrated circuit of claim 6, wherein said data comprises circuit data describing characteristics of the integrated circuit.
9. The integrated circuit of claim 5, wherein the instructions are designed to determine whether a configuration is harmful to the integrated circuit.
10. The integrated circuit of anyone of claims 1 to 9, wherein the instructions are designed to process received configuration data that specify a configuration of the configurable functions and configurable interconnects in a symbolic form, not fully particularized, and to generate in response, configuration data that are fully particularized with respect to specific elements of the configurable functions and configurable interconnects to be configured.
11. The integrated circuit of anyone of claims 1 to 10, wherein the instructions are designed to determine presence of faulty elements, if any, within the configurable function and configurable interconnects, and to transparently effectuate a desired configuration using available redundant configurable functions to substitute for determined faulty ones of the configurable functions and/or using available redundant

configurable interconnects to substitute for determined faulty ones of the configurable interconnects.

12. A method, comprising:

receiving by a configurable integrated circuit configuration data to configure configurable resources on the integrated circuit; and

determining by a microcontroller of the configurable integrated circuit whether the configuration specified by the configuration data is harmful to the integrated circuit.

13. A method, comprising:

receiving by a configurable integrated circuit configuration data to configure configurable resources on the integrated circuit, the configuration data being in symbolic form and not fully particularized with respect to specific elements of the configurable resources to be configured; and


processing the configuration data by a microcontroller of the configurable integrated circuit to transform the configuration data to be fully particularized with respect to specific elements of the configurable resources to be configured.

14. A method, comprising:

receiving by a configurable integrated circuit configuration data to configure configurable resources on the integrated circuit; and

transparently adapting the configuration data by a microcontroller of the configurable integrated circuit to enable redundant one(s) of the configurable resources to be employed to substitute for faulty one(s) of the configurable resources.

FIG. 1
Prior Art



FIG, 2





FIG. 3



INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2006/011254

A. CLASSIFICATION OF SUBJECT MATTER
INV. G06F9/445 G06F15/78

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
G06F H03K GOIR

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document with indication, where appropriate, of the relevant passages	Relevant to claim No
X Y	US 2003/102889 A1 (MASTER PAUL L [US] ET AL) 5 June 2003 (2003-06-05) figures 1-3 figure 10 paragraph [0034] paragraph [0071] - paragraph [0080]	1-9,12 10,11, 13,14
X Y	US 6 530 071 B1 (GUCCIONE STEVEN A [US] ET AL) 4 March 2003 (2003-03-04) figure 2 figure 4 column 4, line 36 - line 50 column 4, line 58 - column 8, line 5 ----- -/--	1-9,12 10,11, 13,14

Further documents are listed in the continuation of Box C

See patent family annex

* Special categories of cited documents

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L¹" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T¹" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

28 March 2007

Date of mailing of the international search report

05/04/2007

Name and mailing address of the ISA/
European Patent Office, P B 5818 Patentlaan 2
NL - 2280 HV Plijswijk
Tel (+31-70) 340-2040, Tx 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

BOSCH VIVANCOS, P

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2006/011254

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2005/102573 A1 (SUN ALBERT [TW] ET AL) 12 May 2005 (2005-05-12)	1-5
A	figures 3,8 paragraph [0032] - paragraph [0033] paragraph [0036] - paragraph [0037] paragraph [0040] -----	6-14
A	US 6 167 558 A (TRIMBERGER STEPHEN M [US]) 26 December 2000 (2000-12-26) the whole document -----	1-14
A	US 6 631 520 B1 (THERON CONRAD A [US] ET AL) 7 October 2003 (2003-10-07) the whole document -----	1-14
A	US 2005/027836 A1 (NISHIHARA AKINORI [JP] ET AL) 3 February 2005 (2005-02-03) the whole document -----	1-14

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2006/011254

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2003102889	A1	05-06-2003	
		AU 2002350205	A1 17-06-2003
		CN 1599899	A 23-03-2005
		EP 1449072	A1 25-08-2004
		JP 2005512186	T 28-04-2005
		KR 20050058247	A 16-06-2005
		WO 03048927	A1 12-06-2003
<hr/>			
US 6530071	B1	04-03-2003	
		WO 0227928	A2 04-04-2002
<hr/>			
us 2005102573	A1	12-05-2005	
		CN 1645354	A 27-07-2005
		EP 1598747	A2 23-11-2005
		JP 2005143071	A 02-06-2005
<hr/>			
us 6167558	A	26-12-2000	NONE
<hr/>			
us 6631520	B1	07-10-2003	NONE
<hr/>			
US 2005027836	A1	03-02-2005	
		CN 1529858	A 15-09-2004
		EP 1421511	A2 26-05-2004
		WO 02093404	A2 21-11-2002
		JP 3561506	B2 02-09-2004
		JP 2003029969	A 31-01-2003
		KR 20060114722	A 07-11-2006
		TW 561405	B 11-11-2003
<hr/>			