

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
6 March 2003 (06.03.2003)

PCT

(10) International Publication Number
WO 03/019671 A2

- (51) **International Patent Classification⁷:** **H01L 29/76**, 29/94, 31/062, 31/113, 21/8238, 21/336, 21/3205, 21/4763
- (21) **International Application Number:** PCT/US02/28265
- (22) **International Filing Date:** 29 August 2002 (29.08.2002)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
09/944,665 31 August 2001 (31.08.2001) US
- (71) **Applicant:** **INTERNATIONAL BUSINESS MACHINES CORPORATION** [US/US]; New Orchard Road, Armonk, NY 10504 (US).
- (72) **Inventors:** **FURUKAWA, Toshiharu**; 9 Oakwood Lane, Essex Junction, VT 05452 (US). **HAKEY, Mark, C.**; 15 Bellows Street, Fairfax, VT 05454 (US). **HOLMES, Steven, J.**; 127 Devino Road, Milton, VT 05468 (US). **HORAK, David, V.**; 47 Briar Lane, Essex Junction, VT 05452 (US). **LEAS, James, M.**; 37 Butler Drive, South Burlington, VT 05403 (US). **MA, William, H., L.**; 11 Carson Terrace, Fishkill, NY 12524 (US). **RABIDOUX, Paul, A.**; 95 Dion Street, Winooski, VT 05404 (US).
- (74) **Agent:** **SCHNURMANN, H., Daniel**; International Business Machines Corporation, Dept. 18G/Bldg. 300-482, 2070 Route 52, Hopewell Junction, NY 12533 (US).
- (81) **Designated States (national):** AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
- (84) **Designated States (regional):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.



WO 03/019671 A2

(54) **Title:** VERTICAL DUAL GATE FIELD EFFECT TRANSISTOR

(57) **Abstract:** A vertical transistor particularly suitable for high density integration includes potentially independent gate structures on opposite sides of a semiconductor pillar formed by etching or epitaxial growth in a trench. The gate structure is surrounded by insulating material which is selectively etchable to isolation material surrounding the transistor. A contact is made to the lower end of the pillar (e.g. the transistor drain) by selectively etching the isolation material selective to the insulating material. The upper end of the pillar is covered by a cap and sidewalls of selectively etchable materials so that gate and source connection openings can also be made by selective etching with good registration tolerance. A dimension of the pillar in a direction parallel to the chip surface is defined by a distance between isolation regions and selective etching and height of the pillar is defined by thickness of a sacrificial layer.

Vertical Dual Gate Field Effect Transistor

Technical Field

5

The present invention generally relates to high performance field effect transistors suitable for extremely high density semiconductor integrated circuits and, more particularly, to dual gate field effect transistors having the source and drain located one above the other and other semiconductor devices having borderless contacts.

10

Background Art

15

Field effect transistors have been known for a number of years and are now the transistor of choice for use in complex integrated digital circuit for all but the most stringent of high frequency requirements. In general, field effect transistors can be fabricated somewhat more simply and with larger process windows than bipolar transistors and, additionally, allow simplified circuit and device design.

20

As demands for higher digital switching performance have increased, as well as demands for increased functionality and economy of manufacture, constraints on transistor footprint size (and, hence, current-carrying capacity) have also increased. Further, to reduce power dissipation requirements as more transistors are placed within a given chip space and switching and/or clock frequencies are increased, operation at decreased voltages has been required. Operation at reduced voltage tends to reduce operating margins

25

and the difference in resistance between the on and off states of the transistor. This effect is due to the reduced ability to control depletion at greater distances from the gate dielectric within the conduction channel with reduced voltages.

5

Therefore, there has been recent interest in field effect transistor designs which include gate electrodes on opposite sides of or fully or partially surrounding the conduction channel. Further, from the standpoints of both performance and circuit design and functionality, it has been found to be very desirable to provide for different voltages to be applied to separated gate structures on opposite sides of the conduction channel.

10

However, providing one or more gate structures on opposing surfaces of the conduction channel or even a single gate structure extending on different sides of the conduction channel implies increased structural complexity of the transistor. This increased complexity cannot always be achieved at sizes the same as or smaller than conventional field effect transistors. For example, several successful designs have been recently achieved using a vertical fin as a conduction channel with gate structures disposed on the lateral sides thereof. However, the conduction path is substantially parallel to the chip surface and, while the designs allow some structures to be formed at sub-lithographic sizes (e.g. smaller than the resolution of the lithography tool used for resist patterning exposures to form other structures), the source and drain must be physically separated from the gate structure; increasing at least one dimension of the transistor footprint.

15

20

25

Additionally, some lithographic techniques to increase resolution of radiant energy lithography tools, such as phase-shift masks, can only form features of closed geometric shape. This limitation often requires an

additional "trimming" process to establish, for example, channel length of transistors and generally compromises the ability to maintain tight control thereof.

5 Further, due to the basic nature of lithography and semiconductor processes, it has been an almost universal practice to configure field effect transistors such that the conduction channel extends substantially parallel to the chip surface. While field effect transistors could, in theory, be configured to have the conduction channel extend substantially perpendicular to the chip
10 surface (e.g. "vertically"), as a practical matter, at least the formation of connections to the source, drain and gate of the transistor are made much more difficult in designs proposed to date; reducing manufacturing yield and consuming substantial chip space as well as greatly increasing process complexity.

15

Disclosure of Invention

It is therefore an object of the present invention to provide a field effect
20 transistor having dual and potentially independent gate structures of reduced footprint and which can be reliably formed at high integration density by providing a vertically extending conduction channel.

It is another object of the invention to provide a dual gate vertical field
25 effect transistor which can be reliably formed at small size and high integration density by different lithographic techniques.

It is a further object of the invention to provide a vertical field effect transistor design allowing contacts to be conveniently made to the source,

gate and drain thereof whereby the contact to the lower diffusion is borderless to the gate.

In order to accomplish these and other objects of the invention, a
5 vertical field effect transistor is provided including a semiconductor pillar
conduction channel, gate electrodes in trenches adjacent the semiconductor
pillar, a layer of insulator adjacent the gate electrodes and opposite the
semiconductor pillar, sidewalls adjacent the semiconductor pillar above the
gate electrodes in the trenches, insulator material in the trenches above the
10 gate electrodes and adjacent the sidewalls, the insulator material being
selectively etchable relative to the sidewalls and the semiconductor pillar.

In accordance with another aspect of the invention, an integrated circuit
device is provided including isolation material surrounding transistor
15 locations in a substrate, vertical field effect transistors formed at the
transistor locations and having a gate electrode structure formed in a trench,
a layer of insulator material in the trench between the isolation material and
the gate electrode structure, the isolation material being selectively etchable
relative to the layer of insulator material and a contact opening formed along
20 an interface of the insulator layer and the isolation material.

In accordance with a further aspect of the invention, a method of
making a semiconductor device including a field effect transistor is provided
including steps of forming a semiconductor pillar in a trench in a body of a
25 first insulating material, the trench extending to a layer of semiconductor
material, forming a layer of a second insulating material on walls of the
trench, and etching a contact opening to the semiconductor material through
the first insulating material selectively and adjacent to the second insulating
material.

In accordance with yet another aspect of the invention, a transistor is provided comprising a substrate, a first diffusion, a second diffusion above the first diffusion, a channel extending vertically between the first diffusion and the second diffusion, a gate structure extending on at least one side of the channel, and a contact to the first diffusion borderless to said gate structure.

Brief Description of Drawings

10

The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:

15

Figures 1A, 1B and 1C are plan and cross-sectional views, respectively, of an initial stage of formation of a field effect transistor in accordance with the invention,

20

Figures 2A, 2B, 2C, 3A, 3B, 3C, 4A, 4B, 4C, 5A, 5B, 5C, 6A, 6B, 6C, 7A, 7B, 7C, 8A, 8B, 8C, 9A, 9B, 9C, 10A, 10B, 10C, 11A, 11B, 11C, 12A, 12B, 12C, 13A, 13B, 13C, 14A, 14B, 14C, 15A, 15B, 15C, 16A, 16B, 16C, 17A, 17B, 17C, 18A, 18B, 18C, 19A, 19B, 19C, 20A, 20B, 20C, 21A, 21B, 21C, 22A, 22B, 22C, 23A, 23B, 23C, 24A, 24B and 24C are plan and cross-sectional views of intermediate stages in the formation of a transistor in accordance with a first embodiment of the invention, and

25

Figures 25A, 25B, 25C, 26A, 26B, 26C, 27A, 27B, 27C, 28A, 28B, 28C, 29A, 29B, 29C, 30A, 30B, 30C, 31A, 31B, 31C, 32A, 32B, 32C, 33A, 33B, 33C, 34A, 34B, 34C, 35A, 35B, 35C, 36A, 36B, 36C, 37A, 37B, 37C, 38A,

38B, 38C, 39A and 39B are plan and cross-sectional views of intermediate stages in the formation of a transistor in accordance with a second embodiment of the invention.

5

Best Mode for Carrying Out the Invention

Referring now to the drawings, and more particularly to Figure 1A, 1B and 1C, there is shown an early stage in the manufacture of a transistor in accordance with the invention. It should be noted that throughout the drawings, Figures designated 1A, 2A, etc. are plan views of the device at various stages of manufacture while Figures 1B, 2B, etc. (a "B" identifier) and 1C, 2C, etc. (a "C" identifier) are sectional views along the sections 1-1 and 2-2, respectively, as shown in Figure 1A unless other section positions are indicated on the same drawing sheet, such as in Figures 22A - 24A where different section locations are placed through contacts rather than in the locations shown in Figure 1A.

Additionally, further, Figures having "B" and "C" identifiers indicate n-type and p-type variants of the transistor in accordance with the invention. Generally both of these variants will be formed at different locations on the same wafer or chip, in sequence and in accordance with block-out masking as is well-understood in the art. Accordingly, it should be understood that the area depicted in the plan view (an "A" identifier) indicated the area of the wafer involved in fabrication of the transistor in accordance with the invention and the lateral dimensions of the sectional views ("B" and "C" identifier, as depicted, may be larger indicating surrounding regions of the wafer beyond the area depicted in plan views. Otherwise, dimensions of features depicted in the cross-sectional views generally correspond to the dimensions of features as

depicted in the plan views but are not to scale.

Starting with a silicon on insulator wafer 100 a screen oxide 110 is formed, preferably by heat treatment and a resist 120 is applied to the entire wafer. This resist is first patterned (140) in the PMOS source region and boron is implanted in accordance with the patterning at an energy level which will provide a buried implanted region 160. The screen oxide 110 is useful in regulating ion implantation depth by effectively randomizing ion trajectory and implantation direction. The patterned resist is then stripped and another similar resist layer 130 is applied and patterned (150) in the NMOS source region. Arsenic is then implanted to form a similar buried region 170 resulting in the structure illustrated in Figures 1A - 1C.

To form the structure shown in Figure 2A - 2C, the screen oxide 110 may be stripped and replaced by a pad oxide 110', if desired. Generally it is preferable to replace the screen oxide 110 to avoid the possibility of compromise by implantation damage. Then, a thick layer of germanium oxide 210 is deposited followed by a layer of silicon nitride 220. The thickness of the germanium oxide is a key parameter for channel length control as will be evident to those skilled in the art from the discussion below. Then, as shown in Figures 3A - 3C, a resist 310 is applied and patterned (315) and the nitride and germanium oxide layers etched to form the transistor regions 330 and define channel width and transistor current. These materials are sacrificial and chosen due to differential selective etch rates that can be achieved relative to other materials in the transistor structure. Other appropriate materials will be evident to those skilled in the art.

Then, the etched regions are oxidized and filled with silicon oxide or other desired shallow trench isolation (STI) material 410. The surface is then

planarized by chemical/mechanical polishing back to the nitride polish stop surface 420 of a remaining portion of nitride layer 220, resulting in the structure shown in Figures 4A - 4C.

5 Referring now to Figures 5A - 5C, the position of a mold for forming the vertical silicon pillar which will form the vertical conduction channel of the transistor is defined by application of a resist 510. The resist is then exposed using a hard phase shift mask or other lithographic process or other process techniques such as spacers to control width and developed to form a narrow
10 (possibly of sub-lithographic width) linear pattern 520 across the non-STI region. Then, in accordance with the patterned resist, the nitride, GeO_2 and pad oxide are etched selectively to fill 410 to the original silicon wafer surface 620 to form the pillar mold 610, as shown in Figures 6A - 6C, and the resist stripped. The silicon pillar 710 is then epitaxially and selectively grown from
15 the original silicon wafer surface 620 to fill the mold 610 and the surface planarized to result in the structure shown in Figures 7A - 7C. If pattern 520 is of sub-lithographic width, as can be achieved by, for example, a phase shift mask, the pillar/conduction channel will be of corresponding sub-lithographic dimensions.

20

To protect the silicon pillar, the top of the silicon pillar is recessed by etching the silicon to form a recess which is then filled or a film formed with TEOS oxide or LPCVD oxide 810 and the surface again planarized by chemical/mechanical polishing to result in the structure shown in Figures 8A -
25 8C. Then, as shown in Figures 9A - 9C, the remaining surface nitride 220 (Figure 8A - 8C) is stripped, preferably by a wet etch, and the remaining GeO_2 210 (Figure 8B - 8C) is removed with a water rinse.

A conformal layer of nitride 910 is then applied, preferably by chemical

vapor deposition and covered by a resist 920 which is patterned in the region surrounding the nitride covered silicon pillar 710. This nitride is used later to facilitate borderless contact formation, as will be discussed in greater detail below. Then, as shown in Figure 10A - 10C, the conformal nitride layer 910 is isotropically etched in accordance with the patterned resist 920 to partially open (1010) the nitride 925 at the bottom of the trench adjacent to the silicon pillar, the resist is stripped. Removal of nitride adjacent the pillar at 1010 controls the location from which impurities will be diffused to form an extension impurity region.

10

At this point, a block-out mask 1130 is applied to mask the NMOS transistors while the PMOS transistors are processed. Similar processing will thereafter be performed for the NMOS transistors while the PMOS transistors are masked with a similar block-out mask. The order of NMOS and PMOS processing is not important to the successful practice of the invention. Referring now to Figures 11A - 11C, a layer of borosilicate glass (BSG, or arsenic silicate glass, ASG) 1110 is anisotropically deposited, preferably by plasma vapor deposition, leaving a layer 1110 in recess 1010 and covering the termination of nitride 925 and other horizontal surfaces with layers 1230.

20

This operation is followed by a similar process to deposit a SiO_2 spacer 1120 covering the BSG 1110 to separate the drain structure from the gate along the pillar followed by a dip-out process, if necessary, to remove residual sidewall deposits. The resulting structure is then covered by a blockout mask of resist 1250 similar to 1130 and blocking layers 1140 and 1150, as shown in Figure 12A - 12C. The NMOS (or PMOS) transistor sites are then opened by a lift-off glass technique dissolving layer 1130 and arsenic silicate glass (ASG, or borosilicate glass, BSG) 1210 deposited, again preferably by ionized plasma vapor deposition or PECVD (which preferentially deposits material on

25

horizontal surfaces) followed by deposition of an SiO₂ spacer and dip-out, if necessary. This process also provides similar layers 1230, 1240 on the top of silicon pillar 710 and surrounding the transistor site as well as on the surface of the resist 1130. The deposits on the resist are removed by a lift off glass
5 process, resulting in the structure shown in Figures 13A - 13C.

Then, as shown in Figures 14A - 14C, a sacrificial oxide 1430 is formed on exposed silicon surfaces and stripped. The gate dielectric 1420 is formed self-aligned with the channel by either oxidation or CVD, atomic layer epitaxy
10 or the like that may completely surround the channel. At this point, a heat treatment can be performed to move the out-diffused dopant regions 1410 from the ASG and BSG to form the drain in the lower part of the transistor. This out-diffusion must eventually reach the implanted regions 160, 170, respectively. The trench 1430 is then filled with a gate material (self-aligned
15 with the channel and gate dielectric) such as polysilicon to create gate electrodes 1440 (Figure 15A - 15C) that are initially joined forming an interior wall completely surrounding the channel but which can be later separated by polishing gate 1440 and residual dopant films such as 1440 that are still present down to nitride 910, recessing the gate material at 1510, and
20 depositing nitride 1530 in the recess, as shown in Figure 15A - 15C. Then the gate material is further recessed at 1510 and TEOS is deposited and then etched to form sidewall spacers 1520.

Then, as shown in Figure 16A - 16C resist is again applied and
25 patterned to form a mask 1610 over the upper portion of the silicon pillar 710, cap oxide 810 and layers 1230, 1240. Then, isotropic etching is performed in accordance with mask 1610 which serves to remove sidewall spacers 1520 that are not adjacent the silicon pillar 710. The mask 1610 is then stripped and nitride is deposited in the recesses over the polysilicon, as shown at 1710

in Figures 17A - 17C and etched and/or polished to remove surface regions of nitride layer 910 and form a planar surface. Use of nitride allows selective etching of the cap oxide 810 and layers 1230, 1240. A resist 1810 is applied, as shown in Figures 18A - 18C and developed to form a PMOS drain implant mask with apertures 1910, as shown in Figures 19A - 19C. The implantation process depicted at 1920 produces a doped region 2010 shown in Figure 20C.

The implantation process is completely independent of the drain doping described above which may be advantageously exploited in order to individually tailor the source and drain characteristics such as for providing asymmetry in the transistor. The resist is then stripped, oxide or TEOS 2020 (Figure 21) deposited in the remaining recess and the surface replanarized.

As shown in Figures 21A - 21C, a nitride etch stop layer 2110 and an oxide inter-layer dielectric layer 2120 are deposited in sequence over the entire device surface. Then, as shown in Figures 22A - 22C (Figure 22C being a cross-section at section 3-3 of Figure 22A), source contact openings 2210 are etched using a patterned resist. This etch first etches oxide 2120 stopping on the nitride 2110, the nitride 2110 is then selectively etched stopping on the oxide cap 2020 and the oxide cap 2020 etched stopping on the implanted region 2010 of the silicon pillar 710. It should be noted that the diffused regions 1410 have now reached implanted drain regions 160/170 through the heat budget of the processes of Figures 15A - 15C to 22A - 22C although additional annealing could be performed, as well.

25

Figure 23C shows a cross-section of the device at section 4-4 of Figure 23A. The gate contact opening is selectively etched in stages as before (etch of oxide 2120 stopping on nitride 2110, then etch nitride 2110 and 1710 selectively to oxide thereby making gate connections on both sides of the

channel or source region) except that the oxide cap 2020 is not etched and the opening 2310 is wider than the oxide cap 2020 or separate openings made at either side of the oxide cap 2020 as shown by dashed lines 2320. Either contact structure is thus borderless to the source diffusion. Similarly, source contact opening 2330 is formed by selective etching but etching through the oxide cap to contact implanted region 2010 but terminating the etch above the gate structure such that the source contact is borderless to the gate structure. Two separate contacts can contact each of the gate regions 1440 independently.

10

Figure 24C shows a cross-section of the device at section 5-5 of Figure 24A and which may or may not coincide with section 3-3 of Figure 22A. Again, the opening for the drain contact (behind the plane of the page of Figure 24B) is performed selectively in stages to open the side of the drain structure. However, in this case, after the nitride etch stop is opened, the selective oxide etch is, in essence, guided by nitride layer 910 which also serves to insulate the contact from the gate electrode forming a borderless contact in which a contact can be made to a structure without providing an insulator over adjacent or underlying structures by forming a contact opening in or along an existing insulator. The transistor can then be completed by depositing metal or polysilicon in the source, gate and drain openings and planarizing the surface.

15
20

Thus, it is seen that the invention provides a vertical conduction channel field effect transistor having a dual gate located on opposite sides of the conduction channel and the source and drain located one above the other to provide a footprint of decreased size. In fact, the only limitation on scaling to very small sizes is the need to lithographically define the pattern for the silicon pillar which, in turn, is generally limited by the resolution of the

25

lithographic exposure tool. (While the pillar can be made narrower by various lithographic enhancements or process techniques such as sidewalls, the overall footprint is generally limited to the resolvable lithographic feature size.) Even this limitation can be partially avoided by phase-shift exposure
5 techniques such as will now be explained with reference to a preferred embodiment of the invention.

Additionally, this preferred embodiment is self-trimming and borderless at the interface with shallow trench isolation structures and, in essence, the
10 etched and deposited STI structure is used as a trim mask and selective etching limits trench/pillar length. The contact to the lower diffusion is borderless to the gate electrode, the contact to the gate extends above and on two sides of the upper/second/source diffusion, separate gate contacts can be formed on two or more different sides of the channel, and the contact to the
15 second diffusion is borderless to the gate structure. Further, the lower/drain diffusion extends below the pillar and extends beyond the pillar below the gate structure for formation of a contact adjacent the gate structure while an insulator adjacent the gate structure allows a contact to be formed by a conductive layer adjacent thereto. Moreover, a contact to the upper diffusion
20 can be in the form of a self-aligned spacer, the pillar extends above the gate structure and the first diffusion can be used to form a contact to a portion of a further transistor as will be discussed in greater detail below in connection with a second embodiment of the invention. It should also be appreciated that, in the first embodiment described above, the pillar forming the
25 conduction channel is epitaxially grown in a recess while, in the second embodiment, the pillar is formed by etching.

Turning now to Figures 25A - 25C to Figures 38A - 38C, a second embodiment of the invention will now be discussed. Some differences in

detail will differ from the first embodiment of the invention described above as will be evident and some of which may be substituted for processes in the first embodiment and vice-versa. For example, the self-aligned source and drain process described above can be employed in the second embodiment and a further description thereof is omitted for clarity. The principal difference between the first and second embodiments of the invention is the nature of the process used to form the trench 2720 which will provide a pattern for the conduction channel at the step shown in Figures 27A - 27C.

More specifically, the trench 2720 is formed, in accordance with the second embodiment using a phase-shift mask which allows smaller feature sizes to be lithographically defined using electromagnetic energy of a given wavelength. As will be apparent to those skilled in the art, such a technique for forming the trench, in the absence of trimming using additional lithographic processes, will result in a trench having a closed geometric shape; only a portion of which is shown. Other transistors may be simultaneously or sequentially formed at other locations along this closed geometric shape. This feature of the second embodiment of the invention, in particular, facilitates formation of transistors in accordance with the invention in pairs which may be opposite conductivity types (e.g. for inverters).

As shown in Figure 25A - 25C, the second embodiment illustrates use of a SOI wafer having an active silicon layer 2510 with lower drain diffusions 2520, 2520' of differing conductivity types already in place. A resist is applied and patterned and a PMOS source region 2530 is implanted. The resist is then stripped and another resist is applied and patterned and an NMOS source region 2540 similarly implanted. A similar process is used for the other polarity device. A screen oxide can be used and stripped for the impurity implant in either case. The wafer surface is then covered with a pad

oxide layer 2550 and a nitride layer 2560.

As shown in Figure 26A - 26C, respective transistor areas are defined lithographically and etched to form shallow trenches in regions 2610 which are then filled with an oxide or other insulator 2620, preferably by chemical vapor deposition (CVD) and the surface polished to nitride 2560. As shown in Figures 27A - 27C, a resist 2710 is applied and patterned, preferably using a phase-shift mask, to allow selective etching of a narrow trench 2720 to the source implant 2530 corresponding to the location of the pillar/conduction channel shape. The resist is stripped and this trench is then filled with CVD TEOS 2730 and polished back to the level of nitride 2560, as shown in Figures 28A - 28C, remaining surface nitride 2560 is removed by wet etching selectively to oxide. The pad oxide 2550 is then removed to the implanted source region 2530 by a brief etch selective to silicon which leaves most of the thicker TEOS and shallow trench oxide 2620 intact (e.g. reduced in height/thickness), resulting in the structure shown in Figures 28A - 28C.

As shown in Figure 29A - 29C, silicon is anisotropically etched selectively to oxide to form the silicon pillar 2910. This is preferably performed as a timed etch to leave a portion 2920 of the silicon layer of the original wafer in place at the bottom of trenches 2930 overlying lower diffusions 2520, 2520'. A layer of nitride 3010 is then deposited and patterned by isotropic etching in accordance with a patterned resist 3020 to cover the edges of the shallow trench isolation structures 2620 and extending partially over the trench bottoms 2920 at 3020, as shown in Figures 30A - 30C. (It will be recognized that this structure is substantially the same as that of Figures 10A - 10C except that the extent of the nitride coverage outside the trenches is different. Thus, the processes of figures 25A - 25C to 30A - 30C could be substituted for those of Figures 1A - 1C to 10A - 10C and vice-versa

utilizing different nitride patterning.)

As shown in Figure 31A - 31C, additional nitride is anisotropically deposited and isotropically etched such that deposited nitride is stripped from the trench walls adjacent the silicon pillar. Nitride 3010 is returned to approximately its original thickness on the side walls while nitride 3110 is provided at the trench bottom to provide separation of the gate structure (to be formed as shown in Figures 32A - 32C) from the drain. Nitride is removed from the surface by polishing. Sacrificial oxide 3210 is grown on the silicon pillar surface (for cleaning the surface when the oxide is removed) and an angled channel implant 3205 can be performed to provide surface impurities on the sides of the silicon pillar 2910, as indicated by dashed lines 3215. This implant, regulated by the sacrificial oxide, is used to pre-dope the channel because the pillar is formed by etching rather than growth during which impurities could be incorporated. A similar process could be employed at the corresponding point in the first embodiment. The sacrificial oxide 3210 is then stripped. Gate oxide or other insulator 3220 is then formed in the location of the removed sacrificial oxide, preferably by a brief heat treatment in an oxygen-containing atmosphere and the trenches re-filled with conductive gate material 3230, resulting in the structure shown in Figures 32A - 32C.

The gate material is then recessed at 3310 by selective etching and oxide is deposited and etched to form sidewall spacers 3320 as shown in Figures 33A - 33C. Spacers which are adjacent the STI are removed by selective etching in accordance with a lithographically defined cap mask 3410, as shown in Figures 34A - 34C. This process is similar to that described above in connection with Figures 16A - 16C. The resist mask 3410 is then stripped. As shown in Figure 35A - 35C, recesses above the gate material 3230 are filled with nitride 3510 and polished back. Implanted or diffused impurity regions

2520, 2520' and 2530 are then expanded at 3520, 3530, by heat treatment into the conduction channel region of silicon pillar 2910 while implanted impurities 3215 in the pillar are diffused within the pillar. It should be noted that this diffusion is insulated from the gate polysilicon 3230 by the gate oxide 3220 at the lower diffusion 3530 (2520, 2520') and by sidewalls 3320 (and the gate oxide 3220) at the upper diffusion 3520 (2530).

Source, gate and drain contact openings 3620, 3720 and 3820 are formed as shown in Figures 36A - 36C, 37A - 37C and 38A - 38C using resists 3810, 3710 and 3810, respectively, in a manner similar to that discussed in detail above in connection with Figures 22A - 22C, 23A - 23C and 24A - 24C. Again, the drain contact opening is formed by a selective etch of the oxide of the STI structure and follows the nitride sidewall 3010 at the interface with the STI material. Also, as with the first embodiment of the invention, the gate and source contact openings may be kept separated by selective etching of nitride and/or oxide and lithographic patterning registration is not critical even at the extremely small sizes to which the transistor may be scaled by the phase-shift mask patterning and/or other lithographic or process techniques alluded to above in accordance with the second embodiment of the invention.

20

Alternatively, as is often the case, it may be desirable to form a single contact to drains of two adjacent transistors or (e.g. as an output connection for an inverter circuit) the transistor drain and an electrode of any other type of adjacent device. In such a case, shallow trench isolation is not required between the transistor and another transistor or other device (which are, in any case, insulated by nitride sidewalls 3010) and the entire width of the STI structure may be etched and the recess filled with conductor 3910 such as tungsten as shown in Figure 39A and 39B. All of the above-described connections are borderless as in the first embodiment of the invention.

25

In view of the foregoing, it is seen that the invention provides a vertical field effect transistor structure which has dual, potentially independent gates and which can be formed in an extremely small area of a wafer. Source, gate and drain connections may be formed reliably and with relatively large lithographic exposure registration tolerances providing high manufacturing yield.

While the invention has been described in terms of two preferred embodiments which are, in part, interchangeable, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

Industrial Applicability

15

The present invention is applicable to the manufacture of semiconductor devices, and more particularly, to very high density semiconductor integrated circuits.

20

What is claimed is:

1. A vertical field effect transistor including
a semiconductor pillar conduction channel,
gate electrodes in trenches adjacent said semiconductor pillar,
5 a layer of insulator adjacent said gate electrodes and opposite said
semiconductor pillar,
sidewalls adjacent said semiconductor pillar above said gate electrodes
in said trenches,
insulator material in said trenches above said gate electrodes and
10 adjacent said sidewalls, said insulator material being selectively etchable
relative to said sidewalls and said semiconductor pillar.

2. A vertical transistor as recited in claim 1, further including isolation
15 material adjacent said layer of insulating material and surrounding said
vertical transistor, said isolation material being selectively etchable relative to
aid layer of insulator.

- 20 3. A vertical transistor as recited in claim 2, further including
a contact formed in an opening in said isolation material adjacent said
insulating material to a conductive region at an end of said pillar.

- 25 4. A vertical transistor as recited in claim 1, further including
a contact formed in an opening to an end of said pillar, and
a contact formed in an opening adjacent to and extending above said
pillar to said gate structure and insulated from said pillar by an insulating
sidewall on said pillar.

5. A vertical transistor as recited in claim 1, further including a spacer in said trench between said gate structure and a bottom of said trench.

5

6. An integrated circuit device including isolation material surrounding transistor locations in a substrate, vertical field effect transistors formed at said transistor locations and having a gate electrode structure formed in a trench, a layer of insulator material in said trenches between said isolation material and said gate electrode structure, said isolation material being selectively etchable relative to said layer of insulator and a contact opening formed along an interface of said layer of insulator material and said isolation material.

10

15

7. A device as recited in claim 6, wherein said gate structure includes dual gate electrodes extending on opposite sides of a conduction channel.

20

8. A device as recited in claim 6, further including a contact formed in said contact opening in said isolation material adjacent said insulating material and extending to a conductive region extending below said pillar.

25

9. A device as recited in claim 6, further including a contact formed in an opening to an end of said pillar, and

a contact formed in an opening adjacent to and extending above said pillar to said gate structure and insulated from said pillar by an insulating sidewall on said pillar.

- 5 10. A device as recited in claim 61, further including
a spacer in said trench between said gate structure and a bottom of said
trench.
- 10 11. A method of making a semiconductor device including a field effect
transistor, said method including steps of
forming a semiconductor pillar in a trench in a body of a first insulating
material, said trench extending to a layer of semiconductor material,
forming a layer of a second insulating material on walls of said trench,
15 and
etching a contact opening to said semiconductor material through said
first insulating material selectively and adjacent to said second insulating
material.
- 20 12. A method as recited in claim 11, including further steps of
forming a gate structure adjacent sides of said pillar,
forming layers and/or sidewalls of selectively etchable materials over
said gate structure and said pillar, and
25 forming contact openings to an end of said pillar and said gate structure
by selective etching of said layers at locations above and adjacent said pillar,
respectively.

13. A method as recited in claim 11, including further steps of defining a height of said pillar by thickness of a layer of sacrificial material.

5

14. A method as recited in claim 13, wherein said sacrificial material is germanium oxide.

10

15. A method as recited in claim 11, wherein said step of forming said pillar is performed by epitaxial semiconductor growth in a trench.

15

16. A method as recited in claim 11, wherein said step of forming said pillar is performed by etching of a layer of semiconductor material.

20

17. A method as recited in claim 11, including a further step of limiting a dimension of said pillar by a distance between isolation structures.

25

18. A transistor comprising
a substrate,
a first diffusion,
a second diffusion above said first diffusion,
a channel extending vertically between said first diffusion and said second diffusion,
a gate structure extending on at least one side of said channel, and

a contact to said first diffusion borderless to said gate structure.

5 19. A transistor as recited in claim 18, wherein said transistor is a vertical transistor and wherein said first diffusion is formed in said substrate and said second diffusion is formed on the channel.

10 20. A transistor as recited in claim 18, wherein said gate extends on two sides of said channel.

21. A transistor as recited in claim 19, wherein a contact to said gate extends above and on two sides of said second diffusion.

15 22. A transistor as recited in claim 19, further including separate contacts to separate portions of said gate structure on different sides of said channel.

20 23. A transistor as recited in claim 18, wherein said gate structure extends on at least three sides of said channel.

25 24. A transistor as recited in claim 18, further including a contact to said second diffusion borderless to said gate structure.

25 25. A transistor as recited in claim 18, wherein said transistor comprises a pillar of single crystal silicon having an edge.

26. A transistor as recited in claim 25, wherein said pillar comprises said first diffusion, said channel and said second diffusion, said gate structure extending adjacent said pillar.

5

27. A transistor as recited in claim 26, wherein said first diffusion extends into single crystal silicon beneath said pillar and extends below said gate structure for formation of a contact adjacent said gate structure.

10

28. A transistor as recited in claim 26, further comprising an insulator adjacent said gate structure, wherein said contact to said first diffusion comprises a conductive layer adjacent said insulator.

15

29. A transistor as recited in claim 26, wherein said gate structure is borderless to said second diffusion.

20

30. A transistor as recited in claim 26, wherein said contact to said second diffusion comprises a spacer self-aligned to said edge.

25

31. A transistor as recited in claim 26, wherein said pillar extends above said gate structure.

32. A transistor as recited in claim 18, further comprising an isolation structure, wherein said transistor is self-aligned to said isolation structure.

33. A transistor as recited in claim 18, further comprising
a contact between said first diffusion and another diffusion forming part
of a second transistor, wherein said contact between said first diffusion and
5 said another diffusion extends over insulation between said first transistor and
said second transistor.
- 10 34. A transistor as recited in claim 33, wherein said insulation comprises an
etched and deposited isolation structure.
- 15 35. A transistor as recited in claim 32 wherein said substrate comprises SOI
having buried oxide isolation and wherein said insulation comprises said
buried oxide isolation.
- 20 36. A transistor as recited in claim 33, wherein said first transistor and said
second transistor comprise an inverter and wherein said contact to said first
diffusion is a contact to said inverter.
- 25 37. A transistor as recited in claim 18, wherein said gate structure
comprises a continuous interior wall entirely surrounding said channel and
spaced therefrom by a dielectric layer.
38. A transistor as recited in claim 18 wherein said gate structure is self-

aligned to said channel.

5 39. A transistor as recited in claim 18 wherein said first diffusion comprises a dopant species provided separately from said second diffusion.

10 40. A transistor as recited in claim 18, wherein said channel is of sub-lithographic width.

15 41. A transistor as recited in claim 18, wherein said first diffusion includes top and side surfaces covered by a dielectric material, a borderless opening at least through a portion of the dielectric material on said top surface, and a first diffusion contact formed in the opening.

20 42. A transistor as recited in claim 18, wherein said second diffusion includes top and side surfaces covered by a dielectric material, a borderless opening at least through a portion of the dielectric material on said top surface, and a second diffusion contact formed in the opening.

25

43. A transistor as recited in claim 18, wherein said gate structure includes top, bottom and side surfaces covered by a dielectric material,

a borderless opening at least through a portion of the dielectric material on said top surface, and
a gate contact formed in the opening.

5

44. A transistor as recited in claim 18, wherein said first diffusion, said second diffusion and said gate structure each include a borderless contact.




FIG. 1A




FIG. 1B

FIG. 1C




FIG. 2A




FIG. 2B

FIG. 2C




FIG. 3A




FIG. 3B

FIG. 3C




FIG. 4A




FIG. 4B

FIG. 4C




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 6A




FIG. 6B

FIG. 6C




FIG. 7A




FIG. 7B

FIG. 7C




FIG. 8A




FIG. 8B

FIG. 8C




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 10A




FIG. 10C




FIG. 10B




FIG. 11A




FIG. 11B






FIG. 11C



1150

FIG. 12A



1150 1140

1250

810

710

910

FIG. 12B

FIG. 12C




FIG. 13A




FIG. 13B

FIG. 13C




FIG. 14A




FIG. 14B

FIG. 14C




FIG. 15A




FIG. 15B

FIG. 15C




FIG. 16A




FIG. 16B

FIG. 16C




FIG. 17A




FIG. 17B

FIG. 17C




FIG. 18A




FIG. 18B

FIG. 18C




FIG. 19A




FIG. 19B

FIG. 19C




FIG. 20A




FIG. 20C




FIG. 20B




FIG. 21A

2120




FIG. 21C

FIG. 21B




FIG. 22A




FIG. 22B

FIG. 22C




FIG. 23A




FIG. 23B




FIG. 23C




FIG. 24A




FIG. 24C




FIG. 24B




FIG. 25A




FIG. 25B

FIG. 25C




FIG. 26A




FIG. 26B

FIG. 26C




FIG. 27A




FIG. 27B

FIG. 27C




FIG. 28A




FIG. 28B

FIG. 28C




FIG. 29A




FIG. 29B

FIG. 29C




FIG. 30A




FIG. 30B

FIG. 30C




FIG. 31A




FIG. 31B

FIG. 31C




FIG. 32A




FIG. 32B

FIG. 32C




FIG. 33A




FIG. 33B

FIG. 33C




FIG. 34A




FIG. 34B

FIG. 34C




FIG. 35A




FIG. 35B

FIG. 35C




FIG. 36A




FIG. 36B

FIG. 36C




FIG. 37A




FIG. 37B

FIG. 37C




FIG. 38A




FIG. 38B

FIG. 38C




FIG. 39C

FIG. 39A