



(51) International Patent Classification:

H01L 23/36 (2006.01) *H01L 23/12* (2006.01)
H01L 23/48 (2006.01)

(21) International Application Number:

PCT/US2013/044001

(22) International Filing Date:

4 June 2013 (04.06.2013)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

13/631,205 28 September 2012 (28.09.2012) US

(71) Applicant: **INTEL CORPORATION** [US/US]; 2200 Mission College Blvd., Santa Clara, California 85054 (US).

(72) Inventors: **TEH, Weng Hong**; 727 East Portland St., Apt. 36, Phoenix, Arizona 85006 (US). **KULKARNI, Deepak**; 1111 N. Mission Park Blvd., Apt. 1059, Chandler, Arizona 85224 (US). **CHIU, Chia-Pin**; 1010 E. Carver Road, Tempe, Arizona 85284 (US). **HARIRCHIAN, Tannaz**; 400 N Coronado St, Chandler, Arizona 85224 (US). **GUZEK, John, S.**; 4330 S. Pleasant Ct, Chandler, Arizona 85248 (US).

(74) Agents: **MADDEN, Robert, B.** et al.; P.O. Box 2938, Minneapolis, MN 55402 (US).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: BUMPLESS BUILD-UP LAYER PACKAGE INCLUDING AN INTEGRATED HEAT SPREADER



(57) Abstract: An example includes a die package including a microelectronic die having a lower die surface, an upper die surface parallel to the lower die surface, and a die side, the microelectronic die including an active region and an inactive region. The example optionally includes a heat spreader having a lower heat spreader surface, an upper heat spreader surface parallel to the lower heat spreader surface, and at least one heat spreader side, the heat spreader disposed on the upper surface of the microelectronic die in thermal communication with the inactive region of the die and electrically insulated from the active region. The example optionally includes an encapsulation material encapsulating the die side and the heat spreader side and lower heat spreader surface, the encapsulation material including a lower surface substantially parallel to the die lower surface and an upper surface substantially parallel to the die upper surface.



BUMPLESS BUILD-UP LAYER PACKAGE INCLUDING AN INTEGRATED HEAT SPREADER

5

[0001] This application claims the benefit of priority to U.S. Patent Application Serial No. 13/631,205, filed on September 28, 2012, which is incorporated herein by reference in its entirety.

10

TECHNICAL FIELD

[0002] Examples generally relate to the packaging of integrated circuits, and more specifically to a bumpless build-up layer package including an integrated heat spreader.

15

TECHNICAL BACKGROUND

[0003] Processors and other integrated circuit chips can generate significant heat. During miniaturization efforts, not only are circuits being crowded into smaller geometries, but multiple chips are also being crowded into smaller packages.

20

BRIEF DESCRIPTION OF THE DRAWINGS

[0004] In the drawings, which are not necessarily drawn to scale, like numerals may describe similar components in different views. Like numerals having different letter suffixes may represent different instances of similar components. The drawings illustrate generally, by way of example, but not by way of limitation, various embodiments discussed in the present document.

25

[0005] FIG. 1 illustrates a cross-section view of a packaged die including an integrated heat spreader, according to an example.

[0006] FIGS. 2A-H illustrate stages of a process for creating the packaged die of FIG. 1.

30

[0007] FIG. 3A illustrates a cross-section view of a packaged die including an integrated heat spreader, with a second die stacked onto the heat spreader, according to an example.

[0008] FIG. 3B illustrates a top view of the packaged die of FIG. 3A.

5 [0009] FIGS. 4A-B illustrate stages of a process for creating the packaged die of FIG. 3A.

[0010] FIG. 5A illustrates a cross-section view of a packaged die including an integrated heat spreader and an integrated thermal conductor, according to an example.

10 [0011] FIG. 5B illustrates a section view of the packaged die taken along line 5B - - 5B in FIG. 5A.

[0012] FIGS. 6A-B illustrate stages of a process for creating the packaged die of FIG. 5A.

15 [0013] FIG. 7A illustrates a cross-section view of a packaged die including an integrated heat spreader and an integrated thermal conductor, according to an example.

[0014] FIG. 7B illustrates a section view of the packaged die taken along line 7B - - 7B in FIG. 7A.

20 [0015] FIG. 7C illustrates a section view of the packaged die taken along line 7C - - 7C in FIG. 7A.

[0016] FIG. 8 is a cut-away elevation that depicts a computing system 800 according to an example.

[0017] FIG. 9 is a schematic of an electronic system 900 according to an example.

25 [0018] FIG. 10 is a flowchart showing a method of making a packaged die with an integrated heat spreader, according to an example.

DETAILED DESCRIPTION

30 [0019] Examples in this disclosure relate to a process for forming a heat spreader integrated into a package that optionally includes bumpless build-up layers.

Examples also relate to methods of assembling a bumpless build-up layer package including an integrated heat spreader.

- [0020] The following description includes terms, such as upper, lower, first, second, etc. that are used for descriptive purposes only and are not to be construed as limiting. The examples of an apparatus or article described herein can be manufactured, used, or shipped in a number of positions and orientations. The terms “die” and “chip” generally refer to the physical object that is the basic workpiece that is transformed by various process operations into the desired integrated circuit device. A die is usually singulated from a wafer and wafers may be made of semiconducting, non-semiconducting, or combinations of semiconducting and non-semiconducting materials. A board is typically a resin-impregnated fiberglass structure acting as a mounting substrate for the die. A heat spreader in this disclosure is a thin structure that is integrated, including by being built-up into a package.
- [0021] Reference will now be made to the drawings wherein like structures will be provided with like suffix reference designations. In order to show the structures of various examples clearly, the drawings included herein are diagrammatic representations of integrated circuit structures. Thus, the actual appearance of the fabricated structures, for example in a photomicrograph, may appear different while still incorporating subject matter of the illustrated examples. Moreover, the drawings show the structures to aid in understanding the illustrated examples.
- [0022] FIG. 1 illustrates a cross-section view of a packaged die **102** including an integrated heat spreader **118**, according to an example. Microelectronic die **102** can be any type of integrated circuit die. The microelectronic die **102** can be a multi-core microprocessor. The package can be constructed as a bump-less build-up layer (BBUL) package.
- [0023] The microelectronic die **102** can include an active region, which can include an active surface such as upper surface **104**. The active region can extend to multiple sides of the die **102**. The microelectronic die **102** can include an upper surface **104** which contains the electrical connections **131** to operate microelectronic

die **102**. Materials **133**, such as build-up films, solder and the like can be used to connect the electrical connections **131** to conductive traces **114** as disclosed herein.

[0024] The die **102** can include a microelectronic die inactive region that can include an inactive surface such as lower surface **106**. The inactive region can
5 extend to multiple sides of the die **102**. A lower surface **106** can be parallel to upper surface **104**. The die **102** can include a die side **108**. The die side **108** can extend between the upper surface **104** and the lower surface **106**.

[0025] The package **100** can include encapsulation material **110**. The package **100** can include build-up layers **113**. The encapsulation material **110** can be formed
10 of the same material as the build-up layers **113**. One or more of the build-up layers or the encapsulation layer can be selected to have different materials to balance stresses that may occur due to stresses incurred in manufacturing or use.

[0026] The package **100** can include one or more conductive traces **114**. The package can include conductive contacts **116**. A mask **117** can define the contacts.
15 The mask **117** can comprise a build-up layer. The package **100** can include one or more interconnects **120**. Encapsulation material, as used herein, can include one or more build-up layers. In some examples, such as to reduce or control warpage, a thin layer of encapsulation material can be embedded within a build-up layer.

[0027] A heat spreader **118** can be integrated into the package **100**. The heat
20 spreader **118** can include a lower heat spreader surface **122**. An upper heat spreader surface **124** can be parallel to the lower heat spreader surface **122**. The heat spreader can include at least one heat spreader side **126**. The heat spreader **118** can be disposed proximal the lower surface **106** of the microelectronic die **102**. The heat spreader **118** can be in thermal communication with the die **102**, such by
25 contacting or being coupled to an inactive region of the die. The heat spreader **118** can comprise an electrically conductive material. The heat spreader **118** can be electrically insulated from the active region of the die **102**.

[0028] The encapsulation material **110** can define a cavity between the heat spreader **118** and the microelectronic die **102**. As illustrated, the heat spreader **118**
30 can optionally define a heat spreader opening **132** with the lower surface of the die

exposed through the heat spreader opening. The heat spreader opening **132** can open to the cavity, such as a cavity shaped to receive thermal interface material.

[0029] A thermal interface material **134** can be disposed between, and in thermal communication with, the upper heat spreader surface **124** and the lower die surface **106**. The heat spreader **118** can define an opening **132** exposing at least a portion of the thermal interface material **134** to a lower surface **128** of the package **100**.

[0030] The microelectronic die **102** can be held in place on at least one side **108** by encapsulation material **110**. The die **102** can be coupled, such as through adhesion, such as onto a panel, such as the heat spreader **118**, using an material having adhesive properties, such as die bonding film (“DBF”) **135**. The DBF can comprise a thermal interface material. The DBF can be disposed along the lower surface **106**. The encapsulation material **110** can be to control package warpage, such as by selecting a material having a coefficient of thermal expansion selected to offset expansion or contraction of other materials proximal to the encapsulation material, such as the die **102**.

[0031] The encapsulation material **110** can include a lower surface **128** that is substantially parallel to the die lower surface **106**. The encapsulation material **110** can include an upper surface **130** that is substantially parallel to the die upper surface **104**. The encapsulation material **110** can include at least one surface substantially planar to upper surface **104**. There can be an opening in the encapsulation material **110** extending to a portion of the die, such as to the illustrated upper portion. The encapsulation material **110** can include at least one upper encapsulation material surface **129** substantially planar to lower surface **104**. There can be an opening in the encapsulation material **110** extending to a portion of the die, such as to the illustrated lower portion. The upper surface **104** can be placed on a holding plate while encapsulation material **110** is disposed around microelectronic die **102**. The encapsulation material **110** can encapsulate the die side **108** and the heat spreader side **126** and upper heat spreader surface **124**.

[0032] Build-up layers **113** can be disposed on the encapsulation material **110**. Encapsulation material **110** can be built up as are the build-up layers **113**.

Conductive traces **114** can be disposed on the build-up layers **113**. The traces **114** and can be in electrical contact with upper surface **104**. Conductive contacts **116** couple with conductive traces **114** and allow integrated circuit package **100** to be electrically coupled, for example by a socket connection, to a circuit board. In one
5 example, conductive contacts **116** can include solder balls. Conductive contacts **116** can include lands or pins.

[0033] FIGS. 2A-H illustrate stages of a process for creating the packaged die of FIG. 1. FIG. 2A illustrates exploded layers **200**, a coreless carrier **202**, which can be provided as a panel, can be combined with etch stop layers **204** and a conductor
10 **206**, such as copper, to form a cavity, such as a cavity in which thermal interface material can be disposed. The coreless carrier can include a sacrificial short foil **201** and a sacrificial long foil **203**. Examples of etch stop layers include, but are not limited to, a dielectric material such as a material having a low Young's Modulus, such as an Ajinomoto Build-up Film (ABF) dielectric material, including, but not
15 limited to, GX-92, T-31 and other materials, each optionally combined with one or more fillers. One or more of these materials is manufactured by Ajinomoto Fine-Techno Co., Inc. FIG. 2B shows the elements of FIG. 2A assembled. FIG. 2C shows an assembly after patterning, such as subtractive patterning, is used to etch the copper **206** to form an integrated heat spreader **208**. FIG. 2D shows a heat
20 spreader that has been similarly etched to define an opening **210**.

[0034] FIG. 2E illustrates a die **212** applied to the heat spreader. A thermal interface material **214** can be used to commute heat energy from the die **212** to the heat spreader **208**. A die backing film **213** can optionally be used to adhere the die **212** to a heat spreader **208**. The die backing film **213** can be a thermal interface
25 material that conducts thermal energy. The thermal interface material can optionally be used to mechanically fix the die **212** to the heat spreader **208**.

[0035] FIG. 2F shows a plurality of bumpless build-up layers (BBUL) **218** disposed onto encapsulation material **216**. Although 3 layers are shown, other numbers of layers are possible. Conductive traces **220** can be formed onto the
30 BBUL layers, as can the interconnects **222**. Contacts **224** can be in electrical

communication with the conductive traces **220**. The contacts **224** can form a ball grid array.

[0036] FIG. 2G shows a package after BBUL depaneling and routing of the short foil **201**. An etch can be used to remove the long foil **203**, stopping at the etch stop layer, as illustrated in FIG. 2H. Sandblasting can be used to remove the etch stop material **204**, such as to provide the device illustrated in FIG. 1. The die is pictured showing a plurality of vias extending therethrough, but the present subject matter is not so limited. Such vias can improve thermal conductivity to one or both the heat spreader and the conductive traces, but are not necessary.

10 [0037] FIGS. 3A-B illustrate a cross-section view of packaged dies **300** including an integrated heat spreader **306**, with a second die **304** stacked onto the heat spreader, according to an example. As described elsewhere, the first die **302** can be disposed in a BBUL package, including encapsulation material **303** encapsulating an integrated heat spreader **306**. The second die **304** can be stacked
15 in electrical communication with the first die **302**, such as via conductors **308** passing through an opening **310** in the heat spreader **306** and the thermal interface material **312**. Thus, the heat spreader **306** is sandwiched between the dice. The conductors **308** can comprise solder bumps, deformable interconnects, and the like. The first die **302** optionally includes vias **314**, such as through-silicon vias. The
20 vias **314** can place contacts **316** in electrical communication with an active portion of the second die, such as by passing signal information or supplying power through the vias. Arrows in FIG. 3B show directions in which the heat spreader **306** can optionally be expanded to dissipate more heat, and/or to be in thermal conductivity with another heat commuting device.

25 [0038] The first die and the second die can be each processors, such as a dual-core processing solution with two processors, manufactured by Intel Corporation of Santa Clara, California. Other integrated circuits are possible. The first die can be a memory, and the second die can be a processor, and vice versa.

[0039] FIGS. 4A-B illustrate stages of a process for creating the packaged dies of FIG. 3A. A local thermal interface material removal process **402**, such as a dry (e.g., plasma) or wet etch can be performed in-situ, patterned by the integrated heat
30

spreader. Contacts **404** can be patterned onto the first die, such as to provide a logic-memory interface or a logic-logic interface.

[0040] FIGS. 5A-B illustrate views of a packaged die including an integrated heat spreader and an integrated thermal conductor, according to an example. A heat spreader **502** can extend over the lower die surface **506**. Thermal interface material **504** can extend between the lower die surface and the upper heat spreader surface **508**. At least one thermal conductor **510** can be coupled in thermal communication to the upper heat spreader surface **508** and can extend through the encapsulation material **512**. The thermal conductor **510** can be a via, in some examples. Such a via connection can represent a plated through hole formed by drilling a hole through the encapsulation material that can be then plated and filled. The thermal conductor can include a series of stacked microvias that can be formed within package core as part of a manufacturing process.

[0041] The at least one thermal conductor **510** can extend along a vertical length that can be parallel the die **501** side. At least one thermal conductor **510** can be coupled in thermal communication with a conductive trace **514** of the plurality of conductive traces. If a thermally conductive trace **514** is used for thermal communication, there can be a separate trace (e.g., on the same layer) for electrical conduction. The conductive trace **514** can be coupled in thermal communication with the die upper surface **516**. The conductive trace can be in thermal communication with an inactive region of the die **501**. The at least one thermal conductor **510** can define a circuit around the die **501**, as illustrated in FIG. 5B.

[0042] A pattern such as a grid **518** of thermal conductors can be disposed between the conductive trace and the die upper surface, the grid interlaced around contacts **516** of the die and coupled in thermal communication with the at least one thermal conductor **510**.

[0043] FIGS. 6A-B illustrate stages of a process for creating the packaged die of FIG. 5A. Portions of the process depicted in FIGS. 2A-E can be used to provide the device of FIG. 6A. Thermal conductors **608**, which can comprise one or more thermal release vias, can be interlaced in an array, or inter-tier fine line patterned in a mesh on an active portion of a die, such as on one or more floating island contacts

of the die **610**. The array can be electrically isolated from the floating island contacts of the die **610**. As discussed here, the array can provide a thermal path from the upper surface of the Si die and route them down to the heat spreader to allow heat to dissipate, such as to the environment. A portion **608a** of the interlace
5 can extend to a trace to commute thermal energy away from the die **610**, optionally separate from a thermal conductive path through the thermal interface material **622**, the heat spreader **618**, the conductor **606** and the trace **620**. Thermal conductors **606** can be built up as encapsulation material **612** is formed around the die **610**. Additional layers can be built up after formation of the conductors **606**, **608**.

10 [0044] The device **602** can be deneeded and routed to provide the device of FIG. 5. Carrier **604**, such as copper carrier, can be removed, and an etch stop **616** can be sandblasted away.

[0045] FIGS. 7A-C illustrate views of packaged dies including an integrated heat spreader **705** and an integrated thermal conductor **703**, according to an
15 example. A first die **706** is disposed in a BBUL package with the integrated heat spreader **705**. Encapsulation material **704** can define an opening exposing a portion of the die **706**, such as an active portion, or one or more vias extending through the die **706**. The exposed portion can conduct thermal energy to the heat spreader **705**, such as via thermal interface material **709**.

20 [0046] A second die **702** can be stacked onto the microelectronic die **706**, with each of them disposed above the heat spreader **705**, and each encapsulated in the encapsulation material **704** along with the heat spreader. At least one electrical interconnect **714** can couple the microelectronic die **706** and second die **702** in electrical communication with one another. Encapsulation material **704** can define
25 an opening exposing a portion of the die **702**, such as an active portion, or one or more vias extending through the die **702**.

[0047] Such a configuration can generate high levels of heat. Accordingly, a first grid **708** or interlaced thermal conductor can be disposed between the second die **702** and conductive traces **707**, as in FIGS. 6A-B. The first grid **708** can
30 conduct heat from the second die **702** to the conductive traces **707** and to a thermal conductor **703**.

[0048] To better remove heat from the package, a second grid **710** can be disposed between the microelectronic die **706** and the second die **702**. The second grid **710** can be interlaced around contacts between the microelectronic die and the second die and coupled in thermal communication with the at least one thermal conductor **703**. As illustrated in FIG. 7C, portions of the second grid can be larger if fewer contacts extend between the dice than between the second die **702** and the conductive traces **707**. For example, logic-memory interfaces utilize a relatively smaller number of electrical contacts, allowing for the second grid to comprise a large heat spreader circuit surrounding the dice interconnects.

10 [0049] The thermal conductor **703** can comprise a via connection extending through the encapsulation material. The thermal conductor **703** can comprise an electrically conductive connection through encapsulation material substantially parallel to a side of the die **706**. The thermal conductor can include a series of stacked microvias that can be formed within package core as part of a manufacturing process.

[0050] The microelectronic die **706** can comprise a memory device, and the second die **702** can comprise a processor. In an example, the first die and the second die can be each processors, such as a dual-core processing solution with two processors, manufactured by Intel Corporation of Santa Clara, California.

20 [0051] FIG. 8 depicts a computing system **800** according to an example. One or more of the foregoing examples of integrated heat spreader assemblies, such as those manufactured according to a foregoing process, may be utilized in a computing system, such as computing system **800** of FIG. 8. An integrated heat spreader assembly manufactured according to a method embodiment alone or in combination with any other embodiment can be referred to as an example(s) configuration.

[0052] The computing system **800** can include processor, which can be enclosed in an IC chip package **810**, a data storage system **812**, input device such as a keyboard **814**, and output device such as a monitor **816**. The computing system **800** can include a processor that processes data signals and may include, for example, a microprocessor available from Intel Corporation. In addition to the keyboard **814**,

the computing system **800** can include another user input device such as a mouse **818**.

[0053] The computing system **800** embodying components in accordance with the claimed subject matter can include any system that utilizes a microelectronic device system, which may include, for example, the integrated heat spreader assemblies described above, such as those manufactured according to a method example, which can be coupled to data storage such as dynamic random access memory (DRAM), polymer memory, flash memory, and phase-change memory. Certain example(s) can be coupled to any combination of these by being coupled to a processor. Data storage can include an embedded DRAM cache on a die. Example(s) configuration coupled to the processor can be part of a system with an example(s) configuration coupled to the data storage of the DRAM cache. Example(s) configuration can be coupled to the data storage system **812**.

[0054] In an example, the computing system **800** can also include a die that contains a digital signal processor (DSP), a micro controller, an application specific integrated circuit (ASIC), or a microprocessor. An example(s) configuration can be coupled to any combination of these by being coupled to a processor. For an example, a DSP can be part of a chipset that can include a stand-alone processor and the DSP as separate parts of the chipset on a board **820**. An example(s) configuration can be coupled to the DSP and a separate example(s) configuration may be present that can be coupled to the processor in the IC chip package **810**. Additionally in an example, an example(s) configuration can be coupled to a DSP that can be mounted on the same board **820** as the IC chip package **810**. An example(s) configuration can be combined as set forth with respect to the computing system **800**, in combination with an example(s) configuration as set forth by the various examples of the integrated heat spreader assemblies manufactured according to a method example within this disclosure and their equivalents.

[0055] Examples set forth in this disclosure can be applied to devices and apparatuses other than a traditional computer. For example, a die can be packaged with an example(s) configuration and placed in a portable device such as a wireless communicator or a hand-held device such as a smart phone, a personal data assistant

and the like. Another example can be a die that can be packaged with an example(s) configuration and placed in a vehicle such as an automobile, a locomotive, a watercraft, an aircraft, or a spacecraft.

[0056] FIG. 9 is a schematic of an electronic system **900** according to an example. The electronic system **900** as depicted can embody the computing system **800** depicted in FIG. 8, with the electronic system can be depicted schematically. The electronic system **900** incorporates electronic assembly **910**, such as an IC die illustrated above. In an example, the electronic system **900** can be a computer system that can include a system bus **920** to electrically couple the various components of the electronic system **900**. The system bus **920** can be a single bus or any combination of busses according to various examples. The electronic system **900** can include a voltage source **930** that provides power to the integrated circuit **910**. In some examples, the voltage source **930** supplies current to the integrated circuit **910** through the system bus **920**.

[0057] The integrated circuit **910** is electrically coupled to the system bus **920** and includes any circuit or combination of circuits according to an example. In an example, the integrated circuit **910** includes a processor **912** that can be of any type. As used herein, the processor **912** means any type of circuit such as, but not limited to, a microprocessor, a microcontroller, a graphics processor, a digital signal processor, or another processor. Accordingly, an integrated heat spreader assembly can be part of the electronic system that seats two dice, such as a processor first die and a second die selected from a processor or another die that is part of a chipset. Other types of circuits that can be included in the integrated circuit **910** are a custom circuit or an ASIC, such as a communications circuit **914** for use in wireless devices such as cellular telephones, pagers, portable computers, two-way radios, and similar electronic systems. In an example, the integrated circuit **910** includes on-die memory **916** such as static random-access memory (SRAM). In an example, the integrated circuit **910** includes on-die memory **916** such as embedded dynamic random-access memory (eDRAM).

[0058] In an example, the electronic system **900** also includes an external memory **940** that in turn may include one or more memory elements suitable to the

particular application, such as a main memory **942** in the form of RAM, one or more hard drives **944**, and/or one or more drives that handle removable media **946**, such as diskettes, compact disks (CDs), digital video disks (DVDs), flash memory keys, and other removable media known in the art.

5 **[0059]** In an example, the electronic system **900** also includes a display device **950** and an audio output **960**. In an example, the electronic system **900** includes an input **970**, such as a keyboard, mouse, trackball, game controller, microphone, voice-recognition device, or any other device that inputs information into the electronic system **900**.

10 **[0060]** As shown herein, integrated circuit **910** can be implemented in a number of different examples, including an electronic package, an electronic system, a computer system, one or more methods of fabricating an integrated circuit, and one or more methods of fabricating an electronic assembly that includes the integrated heat spreader assemblies as set forth herein in the various examples and their art-
15 recognized equivalents. The elements, materials, geometries, dimensions, and sequence of operations can all be varied to suit particular packaging requirements.

[0061] FIG. 10 is a flowchart showing a method of making a packaged die with an integrated heat spreader, according to an example. The method can optionally include building up the plurality of build-up layers includes forming bumpless
20 build-up layers (BBUL) in electrical communication with the die. At **1002** the method can include stacking a lower die surface of a microelectronic die onto a heat spreader in thermal communication with the heat spreader. At **1004**, the method can include forming an encapsulation material around a microelectronic die and the heat spreader. At **1006**, the method can include building up a plurality of build-up layers
25 onto an upper die surface of the microelectronic die, opposite the lower die surface. At **1008**, the method can include forming a plurality of conductive traces disposed on the build-up layers in electrical communication with an active region of the microelectronic die.

[0062] Optionally, the method can include forming the encapsulation material
30 includes forming a cavity between the heat spreader and the microelectronic die. Optionally, the method can include disposing a thermal interface material between

the lower die surface and the heat spreader, such as in the cavity. Optional methods are included in which the heat spreader defines an opening exposing at least a portion of the thermal interface material to a lower surface of the package.

5 [0063] Optionally, the method can include stacking a second die on the heat spreader, including electrically coupling the second die to the microelectronic die through the opening. Optionally, the method can include disposing a second die in the cavity.

10 [0064] The method can optionally include disposing an array of thermal conductors between the microelectronic die and the second die. Optionally, the method can include stacking a thermal conductor between the heat spreader and a conductive trace of the plurality of conductive traces.

EXAMPLES AND NOTES

15 [0065] Example 1 can include subject matter (such as a system, apparatus, method, tangible machine readable medium, etc.) that can include a die package. The die package can include a microelectronic die having an upper die surface, a lower die surface parallel to the upper die surface, and a die side, the microelectronic die including an active region and an inactive region. The example can include a heat spreader having an upper heat spreader surface, a lower heat spreader surface parallel to the upper heat spreader surface, and at least one heat spreader side, the heat spreader disposed on the lower surface of the microelectronic die in thermal communication with the inactive region of the die and electrically insulated from the active region of the microelectronic die. The example can include an encapsulation material encapsulating the die side and the heat spreader side and upper heat spreader surface, the encapsulation material including an upper surface substantially parallel to the die upper surface and a lower surface substantially parallel to the die lower surface. The example can include a plurality of build-up layers disposed on the upper surface of the encapsulation material. The example can include a plurality of conductive traces disposed on the build-up layers and in electrical communication with the active region.

20

25

30

[0066] Example 2 can include any of the preceding examples, wherein the encapsulation material defines a lower encapsulation material opening in the lower surface with the lower die surface exposed through the lower encapsulation material opening.

5 [0067] Example 3 can include any of the preceding examples, wherein the heat spreader defines a heat spreader opening in the lower surface with the lower die surface exposed through the heat spreader opening.

[0068] Example 4 can include any of the preceding examples, wherein a thermal interface material is disposed between, and in thermal communication with, the
10 upper heat spreader surface and the lower die surface.

[0069] Example 5 can include any of the preceding examples, wherein the lower of the encapsulation material is substantially planar with a lower surface of the heat spreader and a lower surface of the thermal interface material.

[0070] Example 6 can include any of the preceding examples, wherein the heat
15 spreader extends over the lower die surface, with thermal interface material extending between the lower die surface and the upper heat spreader surface.

[0071] Example 7 can include any of the preceding examples, wherein at least one thermal conductor is coupled in thermal communication to the upper heat spreader surface and extends through the encapsulation material, parallel the die
20 side, and is coupled in thermal communication with a conductive trace of the plurality of conductive traces, the conductive trace being coupled in thermal communication with the die upper surface.

[0072] Example 8 can include any of the preceding examples, wherein the at least one thermal conductor forms a circuit around the microelectronic die.

25 [0073] Example 9 can include any of the preceding examples, wherein a grid of thermal conductors is disposed between the conductive trace and the die upper surface, the grid interlaced around contacts of the die and coupled in thermal communication with the at least one thermal conductor.

[0074] Example 10 can include any of the preceding examples, wherein a
30 second die is disposed between the microelectronic die and the heat spreader, and a second grid is disposed between the microelectronic die and the second die, the

second grid interlaced around contacts between the microelectronic die and the second die and coupled in thermal communication with the at least one thermal conductor.

5 [0075] Example 11 can include any of the preceding examples, wherein a through via connection extends through the microelectronic die from the die upper surface to the microelectronic die, electrically connecting the plurality of traces to the second die.

[0076] Example 12 can include any of the preceding examples, wherein the microelectronic die comprises a memory device, and the second die comprises a
10 processor.

[0077] Example 13 can include any of the preceding examples, wherein the conductive trace is in thermal communication with an inactive region of the die.

[0078] Example 14 can include any of the preceding examples, wherein the lower die surface is an inactive surface.

15 [0079] Example 15 can include any of the preceding examples, wherein the upper die surface is an active surface.

[0080] Example 16 can include any of the preceding examples, wherein the heat spreader, the encapsulation material, the plurality of build-up layers and the plurality of conductive traces comprise a bumpless build-up layer package.

20 [0081] Example 17 can include subject matter (such as a system, apparatus, method, tangible machine readable medium, etc.) that can include forming a packaged microelectronic die. The example can include stacking a lower die surface of a microelectronic die onto a heat spreader in thermal communication with the heat spreader. The example can include forming an encapsulation material
25 around a microelectronic die and the heat spreader. The example can include building up a plurality of build-up layers onto an upper die surface of the microelectronic die, opposite the lower die surface. The example can include forming a plurality of conductive traces disposed on the build-up layers in electrical communication with an active region of the microelectronic die. The example can
30 include disposing a thermal interface material between the lower die surface and the heat spreader.

[0082] Example 18 can include any of the preceding examples, wherein the heat spreader defines an opening exposing at least a portion of the thermal interface material to a lower surface of the package.

5 [0083] Example 19 can include any of the preceding examples and also include stacking a second die on the heat spreader, including electrically coupling the second die to the microelectronic die through the opening.

[0084] Example 20 can include any of the preceding examples, wherein building up the plurality of build-up layers includes forming bumpless build-up layers (BBUL) in electrical communication with the die.

10 [0085] Example 21 can include any of the preceding examples, wherein forming the encapsulation material includes forming a cavity between the heat spreader and the microelectronic die.

[0086] Example 22 can include any of the preceding examples and also include disposing thermal interface material in the cavity.

15 [0087] Example 23 can include any of the preceding examples and also include disposing a second die in the cavity.

[0088] Example 24 can include any of the preceding examples and also include disposing an array of thermal conductors between the microelectronic die and the second die.

20 [0089] Example 25 can include any of the preceding examples and also include stacking a thermal conductor between the heat spreader and a conductive trace of the plurality of conductive traces.

[0090] Example 26 can include any of the preceding examples, wherein forming the encapsulation material includes forming a cavity between the heat spreader and
25 the microelectronic die disposing.

[0091] Example 27 can include subject matter (such as a system, apparatus, method, tangible machine readable medium, etc.) that can include a microelectronic die having an upper die surface, a lower die surface parallel to the upper die surface, and a die side, the microelectronic die including an active region and an inactive
30 region. The example can include a heat spreader having an upper heat spreader surface, a lower heat spreader surface parallel to the upper heat spreader surface,

and at least one heat spreader side, the heat spreader disposed on the lower surface of the microelectronic die in thermal communication with the inactive region of the die and electrically insulated from the active region. The example can include an encapsulation material encapsulating the die side and the heat spreader side and
5 upper heat spreader surface, the encapsulation material including an upper surface substantially parallel to the die upper surface and a lower surface substantially parallel to the die lower surface. The example can include a plurality of build-up layers disposed on the upper surface of the encapsulation material. The example can include a plurality of conductive traces disposed on the build-up layers and in
10 electrical communication with the active region. The example can include dynamic random-access memory coupled to the microelectronic die.

[0092] Example 28 can include any of the preceding examples, wherein the encapsulation material defines a lower encapsulation material opening in the lower surface with the lower die surface exposed through the lower encapsulation material
15 opening.

[0093] Example 29 can include any of the preceding examples, wherein the heat spreader defines a heat spreader opening in the lower surface with the lower die surface exposed through the lower encapsulation material opening.

[0094] Example 30 can include any of the preceding examples, wherein at least
20 one electrical interconnect extends through the heat spreader opening and is coupled to through vias of the microelectronic die along the lower die surface, the electrical interconnects coupling a second die to the microelectronic die.

[0095] Example 31 can include any of the preceding examples, wherein the microelectronic die is a processor, and wherein the second die is selected from a
25 data storage device, a digital signal processor, a micro controller, an application specific integrated circuit, and a processor.

[0096] Example 32 can include any of the preceding examples, wherein the example is disposed in one of a computer, a wireless communicator, a hand-held device, an automobile, a locomotive, an aircraft, a watercraft, and a spacecraft.

[0097] Each of these non-limiting examples can stand on its own, or can be combined in various permutations or combinations with one or more of the other examples.

[0098] The above detailed description includes references to the accompanying drawings, which form a part of the detailed description. The drawings show, by way of illustration, specific embodiments in which the invention can be practiced. These embodiments are also referred to herein as “examples.” Such examples can include elements in addition to those shown or described. However, the present inventors also contemplate examples in which only those elements shown or described are provided. Moreover, the present inventors also contemplate examples using any combination or permutation of those elements shown or described (or one or more aspects thereof), either with respect to a particular example (or one or more aspects thereof), or with respect to other examples (or one or more aspects thereof) shown or described herein.

[0099] In the event of inconsistent usages between this document and any documents so incorporated by reference, the usage in this document controls.

[00100] In this document, the terms “a” or “an” are used, as is common in patent documents, to include one or more than one, independent of any other instances or usages of “at least one” or “one or more.” In this document, the term “or” is used to refer to a nonexclusive or, such that “A or B” includes “A but not B,” “B but not A,” and “A and B,” unless otherwise indicated. In this document, the terms “including” and “in which” are used as the plain-English equivalents of the respective terms “comprising” and “wherein.” Also, in the following claims, the terms “including” and “comprising” are open-ended, that is, a system, device, article, composition, formulation, or process that includes elements in addition to those listed after such a term in a claim are still deemed to fall within the scope of that claim. Moreover, in the following claims, the terms “first,” “second,” and “third,” etc. are used merely as labels, and are not intended to impose numerical requirements on their objects.

[00101] The above description is intended to be illustrative, and not restrictive. For example, the above-described examples (or one or more aspects thereof) may be

used in combination with each other. Other embodiments can be used, such as by one of ordinary skill in the art upon reviewing the above description. The Abstract is provided to comply with 37 C.F.R. §1.72(b), to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the

5 understanding that it will not be used to interpret or limit the scope or meaning of the claims. Also, in the above Detailed Description, various features may be grouped together to streamline the disclosure. This should not be interpreted as intending that an unclaimed disclosed feature is essential to any claim. Rather, inventive subject matter may lie in less than all features of a particular disclosed

10 embodiment. Thus, the following claims are hereby incorporated into the Detailed Description as examples or embodiments, with each claim standing on its own as a separate embodiment, and it is contemplated that such embodiments can be combined with each other in various combinations or permutations. The scope of the invention should be determined with reference to the appended claims, along

15 with the full scope of equivalents to which such claims are entitled.

What is claimed is:

1. A die package comprising:
 - a microelectronic die having an upper die surface, a lower die surface
5 parallel to the upper die surface, and a die side, the microelectronic die including an active region and an inactive region;
 - a heat spreader having an upper heat spreader surface, a lower heat spreader surface parallel to the upper heat spreader surface, and at least one heat spreader side, the heat spreader disposed on the lower surface of the microelectronic die in
10 thermal communication with the inactive region of the die and electrically insulated from the active region of the microelectronic die;
 - an encapsulation material encapsulating the die side and the heat spreader side and upper heat spreader surface, the encapsulation material including an upper surface substantially parallel to the die upper surface and a lower surface
15 substantially parallel to the die lower surface;
 - a plurality of build-up layers disposed on the upper surface of the encapsulation material; and
 - a plurality of conductive traces disposed on the build-up layers and in electrical communication with the active region.
- 20 2. The die package of claim 1, wherein the encapsulation material defines a lower encapsulation material opening in the lower surface with the lower die surface exposed through the lower encapsulation material opening.
- 25 3. The die package of claim 2, wherein the heat spreader defines a heat spreader opening in the lower surface with the lower die surface exposed through the heat spreader opening, wherein a thermal interface material is disposed between, and in thermal communication with, the upper heat spreader surface and the lower die surface.

4. The die package of claim 1, wherein the heat spreader extends over the lower die surface, with thermal interface material extending between the lower die surface and the upper heat spreader surface.
- 5
5. The die package of claim 1, wherein at least one thermal conductor is coupled in thermal communication to the upper heat spreader surface and extends through the encapsulation material, parallel the die side, and is coupled in thermal communication with a conductive trace of the plurality of conductive traces, the
10 conductive trace being coupled in thermal communication with the die upper surface.
6. The die package of claim 5, wherein a grid of thermal conductors is disposed between the conductive trace and the die upper surface, the grid interlaced
15 around contacts of the die and coupled in thermal communication with the at least one thermal conductor.
7. The die package of claim 6, wherein a second die is disposed between the microelectronic die and the heat spreader, and a second grid is disposed between
20 the microelectronic die and the second die, the second grid interlaced around contacts between the microelectronic die and the second die and coupled in thermal communication with the at least one thermal conductor.
8. The die package of any one of claims 1-7, wherein a through via connection
25 extends through the microelectronic die from the die upper surface to the microelectronic die, electrically connecting the plurality of traces to the second die.
9. A method of forming a microelectronic die package, comprising:

stacking a lower die surface of a microelectronic die onto a heat spreader in thermal communication with the heat spreader;

forming an encapsulation material around a microelectronic die and the heat spreader;

5 building up a plurality of build-up layers onto an upper die surface of the microelectronic die, opposite the lower die surface; and

forming a plurality of conductive traces disposed on the build-up layers in electrical communication with an active region of the microelectronic die.

10 10. The method of claim 9, comprising disposing a thermal interface material between the lower die surface and the heat spreader.

11. The method of claim 10, wherein the heat spreader defines an opening exposing at least a portion of the thermal interface material to a lower surface of the
15 package, comprising stacking a second die on the heat spreader, including electrically coupling the second die to the microelectronic die through the opening.

12. The method of claim 9, wherein forming the encapsulation material includes
20 forming a cavity between the heat spreader and the microelectronic die.

13. The method of claim 12, comprising disposing thermal interface material in the cavity.

25 14. The method of claim 12, comprising disposing a second die in the cavity.

15. The method of claim 14, comprising disposing an array of thermal conductors between the microelectronic die and the second die.

16. The method of any one of claims 9-15, comprising stacking a thermal conductor between the heat spreader and a conductive trace of the plurality of conductive traces, wherein forming the encapsulation material includes forming a cavity between the heat spreader and the microelectronic die disposing.

5

17. A system, comprising:

a microelectronic die having an upper die surface, a lower die surface parallel to the upper die surface, and a die side, the microelectronic die including an active region and an inactive region;

10 a heat spreader having an upper heat spreader surface, a lower heat spreader surface parallel to the upper heat spreader surface, and at least one heat spreader side, the heat spreader disposed on the lower surface of the microelectronic die in thermal communication with the inactive region of the die and electrically insulated from the active region;

15 an encapsulation material encapsulating the die side and the heat spreader side and upper heat spreader surface, the encapsulation material including an upper surface substantially parallel to the die upper surface and a lower surface substantially parallel to the die lower surface;

20 a plurality of build-up layers disposed on the upper surface of the encapsulation material; and

a plurality of conductive traces disposed on the build-up layers and in electrical communication with the active region; and

dynamic random-access memory coupled to the microelectronic die.

25 18. The system of claim 17, wherein the encapsulation material defines a lower encapsulation material opening in the lower surface with the lower die surface exposed through the lower encapsulation material opening, wherein the heat spreader defines a heat spreader opening in the lower surface with the lower die surface exposed through the lower encapsulation material opening, wherein at

least one electrical interconnect extends through the heat spreader opening and is coupled to through vias of the microelectronic die along the lower die surface, the electrical interconnects coupling a second die to the microelectronic die.

- 5 19. The system of any one of claims 17-18, wherein the microelectronic die is a processor, and wherein the second die is selected from a data storage device, a digital signal processor, a micro controller, an application specific integrated circuit, and a processor.
- 10 20. The system of claim 17, wherein the system is disposed in one of a computer, a wireless communicator, a hand-held device, an automobile, a locomotive, an aircraft, a watercraft, and a spacecraft.




FIG. 1



FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E




FIG. 2F




FIG. 2G






FIG. 2H






FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6A







FIG. 6B






FIG. 8





FIG. 9

**FIG. 10**

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2013/044001**A. CLASSIFICATION OF SUBJECT MATTER****H01L 23/36(2006.01)i, H01L 23/48(2006.01)i, H01L 23/12(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 23/36; H01L 23/00; H01L 23/10; H01L 21/50; H01L 23/48; H01L 23/34; H01L 23/28; H01L 21/44; H01L 23/12

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: heat dissipation, build-up, package, opening, encapsulation

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 02-015266 A2 (INTEL CORPORATION) 21 February 2002 See pages 5-11, claim 1 and figures 2a-4e.	1,9,17,19-20
A		2-8,10-16,18
A	US 2008-0315398 A1 (HSING-LUN LO et al.) 25 December 2008 See abstract, paragraphs [0016]-[0023] and figures 1-7.	1-20
A	US 2002-0070443 A1 (XIAO-CHUN MU et al.) 13 June 2002 See abstract, paragraphs [0031]-[0039] and figures 12-19.	1-20
A	US 2008-0054448 A1 (DAOQIANG LU et al.) 06 March 2008 See abstract, paragraphs [0019]-[0037] and figures 1F-4.	1-20
A	US 2005-0230835 A1 (MASAHIRO SUNOHARA et al.) 20 October 2005 See abstract, paragraphs [0057]-[0065], claim 1 and figures 9-10.	1-20



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

27 August 2013 (27.08.2013)

Date of mailing of the international search report

27 August 2013 (27.08.2013)

Name and mailing address of the ISA/KR


Korean Intellectual Property Office
189 Cheongsu-ro, Seo-gu, Daejeon Metropolitan City,
302-701, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

CHOI Sang Won

Telephone No. +82-42-481-8291



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2013/044001

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 02-015266 A2	21/02/2002	AT 429032 T	15/05/2009
		AU 2001-283257 A8	25/02/2002
		AU 2001-296719 A8	29/04/2002
		AU 2001-83257 A1	25/02/2002
		AU 2001-96719 A1	29/04/2002
		AU 8325701 A	25/02/2002
		CN 1524293 A	25/08/2004
		CN 1524293 C0	16/07/2008
		CN 1535479 A	06/10/2004
		CN 1535479 C0	15/10/2008
		DE 60138416 D1	28/05/2009
		EP 1354351 A2	22/10/2003
		EP 1354351 B1	15/04/2009
		EP 1356520 A2	29/10/2003
		EP 1356520 B1	05/08/2009
		HK 1055844 A1	14/08/2009
		JP 2004-530285 A	30/09/2004
		JP 2008-300877 A	11/12/2008
		KR 10-0591216 B1	22/06/2006
		MY 141327 A	16/04/2010
		US 2002-0020898 A1	21/02/2002
		US 2005-0062173 A1	24/03/2005
		US 6734534 B1	11/05/2004
		US 7078788 B2	18/07/2006
		WO 02-015266 A3	14/08/2003
		WO 02-033751 A2	25/04/2002
		WO 02-033751 A3	14/08/2003
US 2008-0315398 A1	25/12/2008	TW 200901409 A	01/01/2009
US 2002-0070443 A1	13/06/2002	AU 2002-232747 A8	18/06/2002
		AU 2002-32747 A1	18/06/2002
		AU 3274702 A	18/06/2002
		CN 1555573 A	15/12/2004
		CN 1555573 C0	15/12/2004
		EP 1354354 A2	22/10/2003
		JP 2005-506678 A	03/03/2005
		KR 10-2004-0014432 A	14/02/2004
		WO 02-047162 A2	13/06/2002
		WO 02-047162 A3	07/08/2003
US 2008-0054448 A1	06/03/2008	US 7723164 B2	25/05/2010
US 2005-0230835 A1	20/10/2005	JP 2005-310946 A	04/11/2005
		JP 4361826 B2	11/11/2009
		KR 10-1134123 B1	09/04/2012
		KR 10-2006-0047178 A	18/05/2006
		TW I360204 B	11/03/2012
		US 7122901 B2	17/10/2006