



(19) **United States**

(12) **Patent Application Publication**  
**OSAKA et al.**

(10) **Pub. No.: US 2002/0008539 A1**

(43) **Pub. Date: Jan. 24, 2002**

(54) **BUS SYSTEM AND CIRCUIT BOARD**

(21) Appl. No.: **09/215,456**

(76) Inventors: **HIDEKI OSAKA, KANAGAWA-KEN (JP); SHINICHI SUZUKI, KANAGAWA-KEN (JP); AKIRA YAMAGIWA, KANAGAWA-KEN (JP); TOSHIRO TAKAHASHI, TOKYO (JP)**

(22) Filed: **Dec. 17, 1998**

(30) **Foreign Application Priority Data**

Dec. 17, 1997 (JP)..... 09-347911

**Publication Classification**

(51) **Int. Cl.<sup>7</sup> ..... H03K 19/003**

(52) **U.S. Cl. .... 326/30**

(57) **ABSTRACT**

A bus system with an improved propagation velocity, comprising main lines, and a plurality of stub lines provided on a one-to-one correspondence with a plurality of modules, and connecting the corresponding modules to the main lines.

Correspondence Address:

**ANTONELLI TERRY STOUT AND KRAUS  
SUITE 1800  
1300 NORTH SEVENTEENTH STREET  
ARLINGTON, VA 22209**

(\* ) Notice: This is a publication of a continued prosecution application (CPA) filed under 37 CFR 1.53(d).




FIG. 1




FIG.2




FIG.3




FIG. 4




FIG.5




FIG.6




FIG. 7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12




FIG.13







FIG.14




# FIG. 15



# FIG. 16



# FIG.17



# FIG.18




FIG.19




FIG.20





FIG. 21



## BUS SYSTEM AND CIRCUIT BOARD

### BACKGROUND OF THE INVENTION

#### [0001] 1. Field of the Invention

[0002] The present invention relates to technology for signal transmission between devices, such as a processor and a memory (between digital circuits formed by CMOS, for example, or between their functional blocks), and more particularly to technology for high-speed bus transmission among a plurality of devices connected to the same transmission line.

#### [0003] 2. Description of Related Art

[0004] Among technologies for high-speed transmission between digital circuits formed with semiconductor integrated circuit devices, there is technology related to low-amplitude bus interfaces. Data output drivers used in the bus interface circuits are broadly divided into the open drain type circuits, a representative example of which is the GTL (Gunning Transceiver Logic) circuit, and the push-pull type circuits, representative examples of which are the CTT (Center Tapped Termination) interface circuit and the SSTL (Stub Series Terminated Logic) interface circuit. In data input receivers, the comparator type is generally used which compares input data with a reference voltage ( $V_{ref}$ ). The above-mentioned low-amplitude bus interfaces are described in detail in Nikkei Electronics, Sep. 27, 1993 issue (No.591) pp. 269-290, published by Nikkei BP.

[0005] With the progressive speedup of semiconductor integrated circuits in recent years, the rise time and the fall time of the leading and trailing edges of signal waveforms are decreasing, with the result that the waveform distortion due to mismatch of impedances is becoming too large to disregard. For this reason, as technology for eliminating the mismatch of impedances, the so-called matched termination method has been proposed, which terminates each end of the bus with a resistance equal to the bus line impedance.

[0006] FIG. 2 is a schematic block diagram of a bus system to which the conventional matched termination method is applied.

[0007] Reference numeral 50 denotes a main line of the bus, 51a to 51e denote stub lines of the bus, 52a to 52e denote drivers, 53a to 53e denote receivers, 54a to 54e denote modules, 55 denotes terminating resistors ( $R_{tt}$ ) and 56 denotes the terminal voltages ( $V_{tt}$ ). Reference numerals 57a to 57e denote branch points (connection points) of the stub lines 51a to 51e from the main line 50.

[0008] In the bus system in FIG. 2, the drivers 52a to 52e and the receivers 53a to 53e are arranged in pairs, and those pairs are respectively contained in a plurality of modules 54a to 54e, and connected through the stub lines 51a to 51e to the main line 50. The drivers 52a to 52e and their corresponding receivers 53a to 53e form the bus interface circuits of modules, each containing a driver and a receiver.

[0009] Though not illustrated, a logic circuit (LSI) for data transfer through the bus interface circuit is included in each module. Each bus interface circuit may be fabricated together with a logic LSI in the same chip or they may be fabricated separately.

[0010] Each end of the main line 50 is connected to a terminating resistor ( $R_{tt}$ ) 55 that is connected to a terminal end voltage source ( $V_{tt}$ ) 56, by which matched termination is obtained.

### SUMMARY OF THE INVENTION

[0011] As described above, in the conventional bus system, the bus interface circuits (receivers/drivers) are connected through the stub lines to one main line.

[0012] In the transfer of data in such a bus system, the time of signal propagation varies with the position of the modules (more specifically, the position of the bus interface circuits) connected to the bus.

[0013] For example, when data is transferred from the driver 52d to the receiver 53e, a data signal goes along the stub line 51d, passes through the branch point 57d to the branch point 57e of the main line 50, and through the stub line 51e, and reaches the receiver 53e. On the other hand, when data is transferred from the driver 52a to the receiver 53e, a data signal travels along the stub line 51a, through the branch point 57a to the branch point 57e of the main line 50, and through the stub line 51e, and reaches the receiver 53e. In other words, if the data propagation time is compared between a case where data is transferred from the driver 52a to the receiver 53e and a case where data is transferred from the driver 52d to the receiver 53e, the propagation time in the former case is delayed by a period of time corresponding to a length of wiring between the branch points 52a and 57d of the main line 50.

[0014] The differences in propagation time among the modules at different positions become greater as the number of modules (more specifically, the number of the bus interface circuits) connected to the bus increases. The reason for this is that the wiring length of the main line becomes longer as the number of modules increases.

[0015] As the number of modules connected to the bus increases, the number of stub lines required to connect the modules to the main line increases, and accordingly the total capacitance of the stub lines increases, so that the effective velocity of propagation decreases.

[0016] In other words, the effective propagation velocity  $V_p'$  of a signal, which propagates on the main line to which the stub lines are connected, decreases according to the amount of increase in the capacitance of the stub lines connected to the main line as compared with the propagation velocity  $V_p$  when there is only the main line (without the stub lines). The relational equation is shown below.

$$V_p' = V_p / (1 + \Delta C / C_0)^{1/2} \quad (\text{Eq.1})$$

[0017] Where  $\Delta C$  is the capacitance of the stub lines as viewed from the main line, and includes the input capacitance of the modules connected to the stub lines.  $C_0$  denotes the line capacitance between the branch points of the main line 50 on which a data signal propagates. From this equation, it is understood that the more stub capacitance  $\Delta C$  increases, the more effective propagation velocity  $V_p'$  decreases.

[0018] In the conventional bus system, the above-mentioned problems hinder the attempts to achieve high-speed signal transmission.

[0019] The present invention has been made to solve those problems, and has as its object to speed up the bus system and improve the system performance.

[0020] Specifically, the propagation time among the modules is shortened to thereby speed up the bus system and improve the system performance.

[0021] The noise of the propagating signal waveform between the modules is reduced to accelerate the speed of the bus system and improve the system performance.

[0022] In order to solve the above problems, according to a first embodiment of the present invention, there is provided a bus system for data transfer among a plurality of interface circuits, which comprises:

[0023] at least two main lines connected together at opposite ends; and

[0024] a plurality of stub lines provided on a one-to-one correspondence with the above-mentioned plurality of interface circuits and connecting the corresponding interface circuits to one of the above-mentioned at least two main lines.

[0025] The first embodiment of the present invention, due to the above-mentioned structure, has the following advantages over the conventional bus system using one main line.

[0026] (1) If the lengths of wire between the branch points of the stub lines from the main line are set to be equal, the length of the main line on which data travels when it propagates between the mutually remotest interface circuits can be reduced to almost less than a half of the distance it would otherwise have to travel. Therefore, the data propagation time between the mutually remotest interface circuits can be made shorter. Furthermore, the differences in data propagation time between the interface circuits can be reduced.

[0027] (2) In the propagation of data between the mutually remotest interface circuits, the number of branch points of the stub lines from the main line that the data travels can be reduced. In other words, it is possible to reduce the number (capacitance) of the stub lines that affect the data waveform and the data propagation time. Let us discuss a concrete example. It can occur that the wiring length of the main line between the branch points of the stub lines from the main line must become longer than in the prior art for the structural reason of a circuit board that uses the bus system according to the present invention. In the case mentioned above, more specifically, even when the modules are mounted on one surface of the circuit board, the data propagation time between the mutually remotest interface circuits can be shortened. Furthermore, the differences in the data propagation time between the interface circuits can be reduced.

[0028] Thus, the speedup of the bus line can be achieved, which contributes to the improvement in the system performance.

[0029] According to a second embodiment of the present invention, there is provided a bus system for data transfer between a plurality of interface circuits, which comprises:

[0030] a main line in a ring form;

[0031] an interface circuit for data transmission, connected through a stub line to the main line;

[0032] a resistor having a constant voltage applied, and connected at the electrically remotest end position from the above-mentioned interface circuit for data transmission on the main line; and

[0033] a plurality of interface circuits for data reception, respectively connected to the main line through stub lines.

[0034] The second embodiment of the present invention, by its configuration mentioned above, achieves the same effects as in the first embodiment. Data transmitted from the data-transmitting interface circuit propagates clockwise and counterclockwise on the main line, and data on the CW route and data on the CCW route almost simultaneously reach the connection point of the resistor with the main line. By setting a value of the resistor so that a signal wave passing the connection point and a reflected wave produced at the connection point cancel each other out, perfect termination can be achieved.

[0035] In the second embodiment, a driver with an output impedance almost equal to the resistor may be used in place of the resistor.

[0036] According to a third embodiment of the present invention, there is provided a bus system for data transfer among a plurality of interface circuits, comprising:

[0037] a main line formed in a ring;

[0038] a plurality of stub lines connecting the above-mentioned plurality of interface circuits to the above-mentioned main line; and

[0039] a plurality of resistors having a constant voltage applied, and provided on a one-to-one correspondence with the above-mentioned plurality of interface circuits, wherein each of the above-mentioned resistors is connected to the main line through a switch at the electrically remotest end position from the corresponding interface circuit, and wherein each of the above-mentioned interface circuits has means for outputting a control signal to turn on the switch connected to the corresponding resistor before sending data onto the main line.

[0040] The third embodiment, by the above-mentioned arrangement, achieves the same effects as in the first and the second embodiments. Moreover, the third embodiment can terminate the bus with a perfect termination when data is output from any interface circuit.

[0041] In the third embodiment, a driver which conducts in response to a control signal can be used in place of the resistor connected through the switch.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0042] **FIG. 1** is a schematic block diagram for explaining a bus system to which a first embodiment of the present invention is applied;

[0043] **FIG. 2** is a schematic block diagram for explaining an example of a bus system to which the conventional matched termination method is applied;

[0044] **FIG. 3** is an equivalent circuit for the bus system in accordance with the first embodiment shown in **FIG. 1**;

[0045] **FIG. 4** is an equivalent circuit for the conventional bus system shown in **FIG. 2**;

[0046] **FIG. 5** shows results of analysis of signal waveforms at the source (driver) point S and the sink (receiver) points h1, h4 and h8 in **FIG. 3**;

[0047] FIG. 6 shows results of analysis of signal waveforms at the source (driver) point S and the sink (receiver) points h1, h4 and h8 in FIG. 4;

[0048] FIG. 7 is a diagram for explaining a modification of the bus system to which the first embodiment of the present invention is applied;

[0049] FIG. 8 is a diagram for explaining an example of the bus system with SSTL interfaces, to which the first embodiment of the present invention is applied;

[0050] FIG. 9 is a schematic block diagram of a circuit board on which a backplane bus is formed according to the bus system shown in FIG. 1;

[0051] FIG. 10 is a diagram for explaining the arrangement of the mother board 20 and the daughter boards 21a to 21e when the connectors 22 are mounted on one surface of the mother board 20 in FIG. 9;

[0052] FIG. 11 is a diagram for explaining the arrangement of the mother board 20 and the daughter boards 21a to 21e when the connectors 22 are mounted on both surfaces of the mother board 20 in FIG. 9;

[0053] FIG. 12 is a schematic sectional view of the circuit board in FIG. 9;

[0054] FIG. 13 is a schematic block diagram for explaining the bus system to which a second embodiment of the present invention is applied;

[0055] FIG. 14 is a diagram for explaining a modification of the bus system to which the second embodiment of the present invention is applied;

[0056] FIG. 15 is a schematic block diagram for explaining the bus system to which a third embodiment of the present invention is applied;

[0057] FIG. 16 is a diagram for explaining a modification of the bus system to which the third embodiment of the present invention is applied;

[0058] FIG. 17 is a diagram showing a schematic configuration of the driver 34 for termination shown in FIG. 16;

[0059] FIG. 18 is a schematic block diagram of the bus system to which a fourth embodiment of the present invention is applied;

[0060] FIG. 19 is a schematic block diagram showing the bus interface circuit and the terminal control signal interface circuit shown in FIG. 18;

[0061] FIG. 20 is a schematic block diagram of the bus system to which a fifth embodiment of the present invention is applied; and

[0062] FIG. 21 is a schematic block diagram of an information processor in accordance with the embodiments of the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0063] A first embodiment of the present invention will now be described in the following.

[0064] FIG. 1 is a schematic block diagram for explaining the bus system to which the first embodiment of the present invention is applied.

[0065] In FIG. 1, reference numerals 10a, 10b denote main lines of the bus, 11a to 11e denote stub lines of the bus, 12a to 12e denote drivers, 13a to 13e denote receivers, 14a to 14e denote modules, 15a and 15b denote resistors (Rtt), 16a and 16b denote constant-voltage sources (Vtt), and 17a to 17e denote branch points (connection points) of the main lines 10a, 10e and the stub lines 51a to 51e.

[0066] In the bus system according to the first embodiment, as shown in FIG. 1, the drivers 12a to 12e and the receivers 13a to 13e are arranged in pairs, and those pairs are respectively contained in a plurality of modules 14a to 14e, and are connected through the stub lines 11a to 11e to the main lines 10a, 10b. The stub lines 11a to 11e are alternately connected to the main lines 10a and 10b.

[0067] The drivers 12a to 12e and the corresponding receivers 13a to 13e jointly form bus interface circuits of modules, each containing a driver and a receiver. Note that though not illustrated, each module has fabricated therein a logic circuit (LSI) for transferring data through the bus interface circuit. Each bus interface circuit may be fabricated together with a logic circuit (LSI) in the same circuit, or the bus interface circuit may be fabricated separately from the logic circuit LSI.

[0068] The main lines 10a, 10b are joined together at one end with a resistor (Rtt) 15a which is connected at one end to a constant-voltage source (Vtt) 16a. The main lines 10a, 10b are connected together at the other end with a resistor (Rtt) 15b which is connected at one end to a constant-voltage source (Vtt) 16b. By connecting the main lines 10a, 10b as described, a ring bus is formed.

[0069] The two resistors (Rtt) 15a, 15b are connected to the main lines 10a, 10b at the mutually remotest ends in terms of electrical characteristics through the main lines 10a, 10b (on an equivalent circuit). If the characteristic (line) impedance of the main lines is designated as  $Z_0$ , the resistors (Rtt) 15a, 15b have about the same resistance value as  $Z_0$ .

[0070] In the bus system according to the first embodiment, due to the above-mentioned configuration, a signal sent out from one of the drivers 12a to 12e propagates clockwise and counterclockwise on the main line (from the branch point 17a, 17c or 17e on the main line 10a; and from the branch point 17b or 17d on the main line 10b), and reaches all the receivers 12a to 12e. In this embodiment, if the passages between adjacent branch points 17a to 17e (including the passages between 17a and 17b and between 17d and 17e) are called sections, even when a signal propagates between the mutually remotest modules, the length the signal travels on the main line is two sections or less.

[0071] For example, if a signal is sent out from the driver 12a, the signal passes through the stub line 11a, turns at the branch point 17a and goes clockwise and counterclockwise on the main line 10a. The signal that goes counterclockwise passes through the branch point 17c and the stub line 11c and reaches the receiver 13c, and also passes through the branch point 17e and the stub line 11e and reaches the receiver 13e.

[0072] On the other hand, the signal that goes counterclockwise from the branch point 17a passes through the branch point 17b and the stub line 11b and reaches the receiver 13b, and also goes through the branch point 17d and the stub line 11d and reaches the receiver 13d.

[0073] If the wiring length of each section on the main lines **10a**, **10b** is made the same as in the bus system described when reference was made to the prior art (see **FIG. 2**), the wiring length for data propagation on the main lines between the mutually remotest modules can be made almost less than a half of the length in the prior art. Therefore, the data propagation time between the mutually remotest modules can be reduced. Differences in data propagation time between the modules can be reduced.

[0074] Compared with the bus system described with reference to the prior art, the number of branch points on the main line on which data travels in data propagation between the mutually remotest modules can be reduced. In other words, the number (capacitance) of the stub lines, which adversely affects the data waveform and the data propagation time can be reduced. Therefore, when it is necessary to use a longer length of wiring for the main line between the branch points of the stub lines from the main line because of the configuration design of the circuit board which utilizes the bus system according to the present invention, to be more specific, even when the modules are mounted on one surface of the circuit board, the data propagation time between the mutually remotest interface circuits can be shortened. In addition, differences in data propagation time between the interface circuits can be decreased.

[0075] For example, if the wiring length of the main line between the branch points is twice as long as that in the prior-art bus system described above, the wiring capacitance  $C_0$  between the branch points of the main line, included in (Eq.1) shown earlier, becomes twice as large. However, the capacitance  $\Delta C$  of the stub lines is decreased, and the result is that the effective propagation velocity is increased.

[0076] This effect will be described with reference to **FIGS. 3** to **6**.

[0077] **FIG. 3** is a diagram showing an equivalent circuit of the bus system according to the first embodiment depicted in **FIG. 1**. **FIG. 4** is a diagram showing an equivalent circuit of the conventional bus system depicted in **FIG. 2**. **FIGS. 3** and **4** show equivalent circuits when CTT interface circuits are used as the interface circuits.

[0078] In **FIGS. 3** and **4**, the same number (8) of stub lines are respectively connected to the main line for the sake of comparison. The wiring length ( $L_2$ ) of the stub lines is 65 mm in **FIGS. 3** and **4**.

[0079] The receiver connected to each stub line has a high impedance, and therefore a capacitor ( $C_1$ ) having a value of 5 pF is used for the receiver with a high impedance in this equivalent circuit. A voltage pulse source with a source impedance ( $R_s$ ) of 20  $\Omega$  is used for the driver connected to each stub line. The voltage pulse source is supposed to output pulses at 100 Mbps (period: 10 ns). Suppose that the pulse amplitude is 3.3V and that the rise time ( $t_r$ ) and the fall time ( $t_f$ ) are 1 ns.

[0080] In **FIGS. 3** and **4**, the two resistors  $R_{tt}$  are 50 $\Omega$ , respectively, and the voltages  $V_{tt}$  ( $=0.5 \times V_{cc}$ ) of the constant-voltage sources are provided so that  $V_{cc}=3.3V$ .

[0081] In **FIG. 3**, the wiring length  $L_1$  of the main line between the branch points of stub lines from the main line is 100 mm. On the other hand, in **FIG. 4**, the wiring length  $L_1$  of the main line between the branch points of the stub

lines from the main line is 50 mm. The line impedance of the main line and the stub lines is 50  $\Omega$ .

[0082] **FIGS. 5** and **6** respectively show analysis results of signal waveforms at the source (driver) point S and the sink (receiver) points h1, h4 and h8 in **FIGS. 3** and **4**.

[0083] Being a differential type input circuit, the receiver of the CTT interface circuit compares an input waveform with the threshold voltage  $V_{ref}$ , and if the input waveform is higher or lower relative to the threshold voltage, it is considered that the input data has made a transition. Generally, in the CTT interface,  $V_{ref}=V_{tt}$ .

[0084] In the analysis results shown in **FIG. 6** (an analysis result of the conventional bus system in **FIG. 4**), the data propagation time from the source point S to the sink point h8 is 5.684 ns when  $V_{ref}=V_{tt}$ . On the other hand, in the analysis results shown in **FIG. 5** (an analysis result of the bus system according to the first embodiment), the propagation time is 5.147 ns. Therefore, data reaches the sink point h8 faster by 0.5 ns in the bus system according to the first embodiment.

[0085] This is due to the shorter data propagation time attributable to the reduction of the capacitance of the stub lines. The ratio of improvement is 10% over the data propagation time in the conventional bus system. As is obvious from this, in the bus system according to the first embodiment, even when the wiring length of the main line between the branch points of the stub lines from the main line is longer than that in the conventional bus system (for example, when the modules are mounted collectively on one surface of the circuit board), the data propagation time between the mutually remotest interface circuits can be made shorter than in the prior art. Moreover, differences in the data propagation time between the interface circuits can be reduced. In other words, the speedup of the bus system can be realized without making any changes to the space between the modules mounted on the circuit board or the load condition of the bus system.

[0086] In this embodiment, description has been given of the bus system in which the stub lines **11a** to **11e** are connected to two main lines **10a**, **10b** as shown in **FIG. 1**. However, the present invention is not limited to this configuration. Even when the stub lines **11a** to **11e** are connected to only one of the main lines **10a**, **10b**, the same effects can be obtained.

[0087] **FIG. 7** is a diagram for explaining a modification of the bus system to which the first embodiment of the present invention is applied.

[0088] In **FIG. 7**, the stub lines **11a** to **11e** are all connected to the main line **10a**. In this circuit configuration, because a signal propagating on the main line **10b** is not affected by the capacitance of the stub lines, the propagation velocity becomes faster as is understandable from (Eq.1) shown earlier. Therefore, the data propagation time between the mutually remotest interface circuits (between **14a** and **14e**) can be made shorter than in the conventional bus system. In addition, differences in data propagation time between the interface circuits can be reduced.

[0089] This embodiment can be applied to the SSTL interface circuit set as a standard by JEDIC (Joint Electronic Device Engineering Council and EIAC (Electronic Industry Standard Architecture of Japan)).

[0090] FIG. 8 is a diagram for explaining an example of the bus system with SSTL interfaces, to which the first embodiment of the present invention is applied.

[0091] In FIG. 8, resistors (Rs) 18 for impedance matching at the branch points are inserted between the branch points 17a to 17e and the stub lines 11a to 11e. With this circuit configuration, the stub capacitance  $\Delta C$  included in (Eq.1) remains unchanged, so that the effective propagation velocity  $V_p'$  can be improved as in the bus system in FIG. 1.

[0092] Needless to say, even when the SSTL interfaces are applied to the modified embodiment shown in FIG. 7, the same effects can be obtained.

[0093] Description will now be given of a circuit board using the bus system according to the first embodiment.

[0094] FIG. 9 is a schematic block diagram of a circuit board of a backplane bus formed by the bus system shown in FIG. 1.

[0095] Reference numeral 20 denotes a mother board on which the main lines 10a, 10b are formed. Reference numerals 21a to 21e denote daughter boards, which correspond to the modules 14a to 14e in FIG. 1.

[0096] Resistors 15a, 15b and connectors 22 for connecting the daughter boards 21a to 21e to the main lines 10a, 10b are mounted on the mother board 20.

[0097] Description will be given of the arrangement of the daughter boards 21a to 21e and the mother board 20 as shown in FIG. 9.

[0098] FIG. 10 is a diagram for explaining the arrangement of the daughter boards 21a to 21e and the mother board 20 when the connectors 22 are mounted on only one surface of the mother board 20.

[0099] In this case, the daughter boards 21a to 21e are mounted through the connectors 22 to only one surface of the mother board 20. With this arrangement, attaching and detaching the daughter boards 21a to 21e can be done only on one side of the mother board, so that greater degrees of freedom can be provided for design of the housing.

[0100] FIG. 11 is a diagram for explaining the arrangement of the mother board 20 and the daughter boards 21a to 21e when the connectors 22 are mounted on both surfaces of the mother board 20.

[0101] By making it possible to mount the daughter boards 21a to 21e to both surfaces of the mother board 20, the board area of the mother board 20 can be reduced. In addition, the wiring length of the main line can be shortened, so that the propagation time of a signal propagating along the main line can be further shortened.

[0102] Next, the cross sectional configuration of the circuit board as shown in FIG. 9 will be explained.

[0103] FIG. 12 is a schematic sectional view of the circuit board shown in FIG. 9 and depicts a part of the cross section in the wiring direction (X-direction in FIG. 9) of the main lines 10a, 10b. Description will be given of a case where the connectors 22 are mounted on only one surface of the mother board 20.

[0104] In FIG. 12, t1 and t2 denote a plurality of pins of the connectors to mechanically and electrically connect the mother board 20 with the daughter boards 21a to 21e. The pins t1 and t2 are passed through the mother board 20, and connected to the specified wires in the mother board 20.

[0105] The mother board 20 is a multi-layer circuit board formed by laminating an insulator, a signal layer (SIG.A) L-1, an insulator, a ground layer (GND) L-2, an insulator, a signal layer (SIG.B) L-3, and an insulator in this order from the connector 22 side.

[0106] The pin t1 is connected to the signal layer L-1, but not connected to the signal layer L-3 and the ground layer L-2. In FIG. 12, the white portions of the signal layer L-3 and the ground layer L-2 indicate the clearances. Similarly, the pin t2 is connected to the signal layer L-3, but not connected to the signal layer L-1 and the ground layer L-2. The white portions of the signal layer L-1 and the ground layer L-2 indicate the clearances.

[0107] Though not illustrated, the signal layers L-1 and L-3 are linked together via through-holes provided at both ends, thus forming a main line in a ring shape. The ground layer L-2 arranged between the signal layers L-1 and L-3 breaks up electrostatic coupling between the signal layers L-1 and L-3 to thereby reduce crosstalk.

[0108] The above-mentioned configuration, which suppresses crosstalk noise, enables the main lines 10a, 10b of the present embodiment to be fabricated on the mother board. Thus, it becomes possible to form a bus with less noise, so that the speedup of the bus can be realized and the system performance can be improved.

[0109] The first embodiment of the present invention has been described above, and a second embodiment of the present invention will be described in the following.

[0110] FIG. 13 is a schematic block diagram for explaining the bus system to which a second embodiment of the present invention is applied. The circuit components with the same functions as those in the first embodiment of the present invention in FIG. 1 are designated by the same reference numerals.

[0111] A difference of the second embodiment from the first embodiment is that resistors (Rtts) 25a to 25e are inserted at the ends of the respective stub lines 11a to 11e instead of the resistors (Rtt) 15a, 15b being inserted at each end of the main lines 10a, 10b. Note that the main lines 10a, 10b are connected in a ring shape as in the first embodiment.

[0112] The resistors (Rtts) 25a to 25e are connected at one end to the module side portions of the corresponding stub lines 11a to 11e, and at the other end to constant-voltage sources (Vtt) 26. The resistors (Rtts) 25a to 25e prevent signal reflection in the corresponding stub lines 11a to 11e. The values of the resistors (Rtts) 25a to 25e are expressed by the following equation.

$$R_{tts} = N * Z_0 / 2 \quad (\text{Eq.2})$$

[0113] where  $Z_0$  stands for the characteristic (line) impedance of the bus and  $N$  stands for the number of modules connected to the bus. In this equation, the combined resistance of the resistors (Rtts) 25a to 25e is made to become the same value as the combined resistance of the resistors (Rtt) 15a and 15b shown in FIG. 1.

[0114] For example, if the characteristic impedance of the bus is  $50\ \Omega$ , the value of the resistors (Rtt) **15a**, **15b** in **FIG. 1** is  $50\ \Omega$  each, and the combined resistance is  $25\ \Omega$ . On the other hand, in the second embodiment in **FIG. 13**, since  $N=5$ ,  $R_{tts}=125\ \Omega$  according to (Eq.2). Therefore, the combined resistance is  $25\ \Omega$ , which is the same value as in the first embodiment of **FIG. 1**.

[0115] In this case, the voltage level of a DC signal propagating on the bus can be made the same as in the first embodiment shown in **FIG. 1**. Therefore, the interface circuit (including a driver and a receiver) used in the first embodiment in **FIG. 1** can be applied just as it is. This means that it is possible to reuse the same design and decrease man-hours expended in design.

[0116] In the first embodiment in **FIG. 1**, the resistors (Rtt) **15a**, **15b** are connected at the positions of the mutually remotest ends in terms of electrical characteristics on the ring bus composed of the main lines **10a**, **10b**. Accordingly, the distance to the resistor (Rtt) **15a** or **15b** differs between the driver **12a** and the driver **12e**.

[0117] In contrast, in the second embodiment, the resistors (Rtts) **25a** to **25e** are inserted in the stub lines **11a** to lie equally spaced around the ring bus, so that the load condition is symmetrical as viewed from any one of the drivers **12a** to **12e**. Therefore, the signal waveform is the same whichever driver drives, with the result that the design of the bus system becomes easy.

[0118] Also in the second embodiment, like in the first embodiment, the stub lines **11a** to **11e** may be connected to either one of the main lines **10a**, **10b** as shown in **FIG. 14**. Furthermore, like in the first embodiment, SSTL interface circuits may be used. Furthermore, the circuit board may be formed using the same method as in the first embodiment.

[0119] The second embodiment of the present invention has been described.

[0120] In the first and the second embodiments, description has been made of the bus in a ring shape formed by connecting together two main lines, but the present invention is not limited to this bus arrangement. A bus may be formed by connecting three or more lines together at both ends.

[0121] Description will next be given of a third embodiment of the present invention.

[0122] **FIG. 15** is a schematic block diagram for explaining the bus system to which the third embodiment is applied.

[0123] In **FIG. 15**, reference numeral **30** denotes a main line, **32** denotes a driver, **33a** to **33d** denote receivers, **35** denotes a resistor (Rtt), and **36** denotes a constant-voltage source (Vtt).

[0124] The main line **30** forms a bus in a ring. This ring bus may be formed by connecting two main lines together at both ends like in the first and the second embodiments described above. For example, as shown in **FIG. 12**, in a circuit board having two main lines laminated while they are isolated by insulator layers and a ground layer, a ring bus may be formed by connecting the two main lines together at both ends via through-holes.

[0125] The driver **32** and the resistor (Rtt) **35** are connected at the mutually remotest ends in terms of electrical

characteristics on the main line **30**. The receivers **33a** to **33d** are arranged at positions symmetrical in terms of electrical characteristics with respect to a center line connecting the driver **32** and the resistor (Rtt) **35** (on an equivalent circuit). In addition, the driver **32**, the resistor (Rtt) **35** and the receivers **33a** to **33d** are connected to the positions equally spaced.

[0126] The resistor (Rtt) **35** is set at a value about a half of the characteristic impedance  $Z_0$  of the main line **30**.

[0127] In the third embodiment, on the main line **30**, the resistor (Rtt) **35** is arranged at the remotest end from the driver **32** and the receivers **33a** to **33d** are arranged symmetrical with respect to the driver **32**. Therefore, a signal waveform from the driver **32** reaches the resistor (Rtt) **35** at the same time whether it goes along the CW route or the CCW route. Since the line is terminated completely by the resistor (Rtt) **35**, no reflected wave is produced. The reason for this can be explained as follows.

[0128] With regard to the routes from the driver **32** to the resistor (Rtt) **35**, the CW route as viewed from the driver **32** is called the main line **30a** and the CCW route as viewed from the driver **32** is called the main line **30b**. Because the characteristic impedance  $Z_0$  of each main line is  $Z_0$  and the load distribution is equal, the propagation velocity of a signal propagating on each route is the same.

[0129] When the connection point of the main line **30** with the resistor (Rtt) **35** is viewed from the side of the main line **30a**, the impedance at the connection point is a combined impedance  $Z_1$  of the resistor (Rtt) **35** and the main line **30b**.  $Z_1$  can be expressed by the following equation.

$$\begin{aligned} Z_1 &= 1/(1/R_{tt} + 1/Z_0) \\ &= (1/3) * Z_0 \end{aligned} \quad (\text{Eq.3})$$

[0130] where  $R_{tt}=Z_0/2$ . Since the characteristic impedance of the main line **30a** differs from the above-mentioned impedance  $Z_1$ , when a voltage signal propagating along the main line **30a** reaches the connection point of the main line **30** with the resistor (Rtt) **35**, a reflected wave is produced. The reflection coefficient  $\Gamma$  of the reflected wave is expressed as follows.

$$\begin{aligned} \Gamma &= (Z_1 - Z_0)/(Z_1 + Z_0) \\ &= -0.5 \end{aligned} \quad (\text{Eq.4})$$

[0131] In other words, a half of the original signal voltage is reflected. Because the propagation coefficient is  $(1+\Gamma)$ , that is, the signal voltage propagating from the main line **30a** to the main line **30b** becomes a half of the original signal voltage propagates ( $0.5=1-0.5$ ).

[0132] Similarly, with regard to a signal voltage propagating from the side of the main line **30b** to the connection point between the main line **30** and the resistor (Rtt) **35**, at the connection point, a half of the original signal voltage is reflected, and the other half passes.

[0133] If a signal going on the main line **30a** and a signal going on the main line **30b**, each in the same waveform,

simultaneously reach the resistor (R<sub>tt</sub>) 35, then on the main line 30a, a reflected wave with a reflection coefficient  $\Gamma = -0.5$  and a propagating wave with a propagation coefficient  $(1 + \Gamma) = 0.5$  overlap each other and become 0. In other words the reflection coefficient  $\Gamma$  apparently becomes 0. Therefore, reflection can be eliminated by setting the terminating resistor (R<sub>tt</sub>) at a half value of the characteristic impedance Z<sub>o</sub> of the main line 30 and also arranging for the signals going on the CW and the CCW routes to reach the resistor (R<sub>tt</sub>) at the same time. More specifically, perfect termination can be achieved.

[0134] As described above, because perfect termination can be achieved with only one terminating resistor, the number of parts required can be reduced. In other words, the system can be configured at a lower cost.

[0135] In this third embodiment, matched termination may be performed by using, in place of the resistor (R<sub>tt</sub>) 35, a driver 34 with an impedance half as high as the characteristic impedance Z<sub>o</sub> of the main line 30 as shown in FIG. 16.

[0136] FIG. 17 is a schematic configuration of the terminating driver 34 shown in FIG. 16.

[0137] This driver 34 performs a function of a terminating driver and also a function of a bus interface. Here, description will be given of a case where an open-drain type driver, such as a GTL circuit, is used for the bus interface. Matched termination as mentioned above can be achieved not only with an open-drain type driver but also with a push-pull type driver, such as a CTT or SSTL circuit.

[0138] In FIG. 17, reference numeral 341 denotes a data driver formed by a FET transistor. This data driver outputs onto a signal line a signal transmitted from a logic circuit 342 of LSI, for example. Note that though not illustrated, in some cases, the data driver 341 also comprises a slew rate controller.

[0139] Reference numeral 343 denotes a terminating driver formed of an FET transistor and having an output impedance at a half value of the characteristic impedance Z<sub>o</sub> of the bus. Reference numeral 344 denotes an AND circuit for driving the terminating driver 343.

[0140] The logic circuit 342 refers to information stored in its own register to check if the logic circuit 342 itself has the bus using right in the next cycle for data transfer. If the logic circuit 342 has made sure that it does not have the bus using right, it outputs a termination signal on a signal line s2.

[0141] Under the condition that a termination control signal is output on the signal line s1 and a termination signal is output on the signal line s2, only when data is not output on the signal line s3, an AND circuit 344 turns on the terminating driver 343. Because the terminating driver 343 is connected to the terminal voltage V<sub>t</sub>, the main line 30 connected to the Signal line is terminated in matched termination by an output impedance (R<sub>s</sub>=Z<sub>o</sub>/2) of the terminating driver 343.

[0142] In FIG. 17, reference numeral 345 denotes a differential type data receiver. The data receiver 345 compares the voltage of the signal line with the reference voltage V<sub>ref</sub> to detect a signal that arrived through the signal line, and transmits the signal to the logic circuit 342. The data receiver 345 is able to detect a signal even when the terminating driver 343 is on.

[0143] The driver, formed as described, can be substituted for the terminating resistor. Thus, the terminating resistor can be eliminated.

[0144] The third embodiment of the present invention has been described.

[0145] A fourth embodiment of the present invention will now be described.

[0146] FIG. 18 is a schematic block diagram of the bus system to which a fourth embodiment of the present invention is applied. In FIG. 18, the components with the same functions as those in the third embodiment shown in FIG. 15 are designated by the same reference numerals.

[0147] In FIG. 18, reference numerals 42a to 42f denote bus interface circuits each having the function of a terminating driver. The bus interface circuits 42a to 42f are connected through stub lines to the main line 30, and are equally spaced along the main line 30. The bus interfaces circuits 42a to 42f are connected on the main line 30 symmetrically in terms of electrical characteristics with regard to a center line interconnecting between two bus interface circuits which are arranged at the mutually remotest end positions on the main line 30 in terms of electrical characteristics.

[0148] Reference numerals 43a to 43f denote termination control signal interface circuits provided on a one-to-one correspondence with the bus interface circuits 42a to 42f and are used to transmit and receive termination control signals to make the bus interface circuits function as the terminating drivers. Among the termination control signal interface circuits 43a to 43f, those which are arranged at the mutually remotest end positions on the main line 30 in terms of electrical characteristics are connected through signal lines s1 as illustrated in FIG. 18. To take an example, the termination control signal interface 43a is connected through a signal line s1 with the termination control signal interface 43d.

[0149] In the bus system according to the fourth embodiment, for example, when the bus interface circuit 42a outputs data on the main line 30, the termination control signal interface circuit 43a corresponding to the bus interface circuit 42a outputs a termination control signal onto the signal line s1.

[0150] When the termination control signal interface circuit 43d receives this termination control signal, it causes the bus interface 42d to operate as the terminating driver.

[0151] As described above, in the fourth embodiment, when any one of the bus interface circuits 42a to 42f sends data, the one of the bus interface circuits 42a to 42f that is the remotest from the sending bus interface circuit is made to operate as the terminating driver.

[0152] A signal is sent from a bus interface circuit and propagates clockwise and counterclockwise on the main line 30, and the signals that have traveled along the CW and the CCW routes reach the connection point between a bus interface circuit remotest from the sending bus interface circuit and the main line 30 at almost the same time. In this embodiment, by using the bus interface circuit arranged at the remotest end position as the terminating driver, it is possible to suppress the occurrence of reflected waves.

[0153] Description will now be given of the schematic configuration of the bus interface circuit and the termination control signal interface circuit used in the fourth embodiment.

[0154] FIG. 19 is a schematic configuration diagram showing the bus interface circuit and the termination control signal interface circuit used in the fourth embodiment shown in FIG. 18.

[0155] Description is given of a case where an open-drain type interface, such as a GTL circuit, is used as the bus interface. However, in the fourth embodiment, like in the third embodiment, matched termination can also be achieved by a push-pull driver, such as a CTT circuit or an SSTL circuit.

[0156] In FIG. 19, reference numeral 421 denotes a data driver formed by an FET transistor. The data driver outputs on the signal line a signal from a logic circuit 422 formed by an LSI circuit. A latch 423 causes timing at which signals are transmitted to be in synchronism with a system bus clock  $\phi$ .

[0157] Reference numeral 424 denotes a differential type data receiver. The differential type data receiver 424 compares the voltage of the signal line with the reference voltage  $V_{ref}$  to detect a signal on the Signal line, and sends the signal through a latch 425 to the logic circuit 422. A latch 425 sets timing for transmitting signals so as to be in synchronism with the system bus clock  $\phi$ .

[0158] Reference numeral 426 denotes a termination control signal receiver that transfers a received termination control signal to the logic circuit 422.

[0159] Reference numeral 427 denotes a terminating driver formed by an FET transistor and having an output impedance at a half value of the characteristic impedance  $Z_0$  of the bus.

[0160] Reference numeral 428 denotes an AND circuit for driving the terminating driver 427.

[0161] Reference numeral 429 denotes a driver for a termination control signal. The driver 429 transmits a termination control signal before the driver 421 transmits a signal.

[0162] A latch 430 causes timing for transmitting a termination control signal to be in synchronism with the clock  $\phi$ . The clock  $\phi$  has a difference from the system bus clock  $\phi_n$  a difference greater than a time required for switching over the operation of the bus interface circuit to the operation as the terminating driver.

[0163] Description will be given of the operation as the terminating driver of the bus interface circuit that is structured as described above.

[0164] The logic circuit 422 refers to information stored in its own register to check if the logic circuit 422 itself has the bus using right in the next cycle for data transfer. When it confirmed that it does not have the bus using right, the logic circuit 422 outputs a termination signal onto the signal line s2.

[0165] Under a condition that a termination control signal is output on the signal line s1 and a termination signal is output on the signal line s2, only when data is not output on the signal line s3, an AND circuit 428 turns on the terminating driver 427.

[0166] Because the terminating driver 427 is connected to the terminal voltage  $V_{tt}$ , the main line 30 connected to the signal line is terminated in matched termination by an output impedance ( $R_s=Z_0/2$ ) of the terminating driver 427.

[0167] Next, description will be given of a case where the bus interface circuit outputs a termination control signal.

[0168] When outputting a signal onto the bus, the logic circuit 422 first obtains the bus using right, and outputs a termination control signal through the driver 429 before the driver 421 transmits a data signal. As described above, the latch 430 is timing of sending a termination control signal is set to be earlier than the latch 423 is timing of sending a data signal by more than a length of time required for switching over the operation of the bus interface circuit into the operation as the terminating driver.

[0169] With the above arrangement, a data signal can be output on the bus after the operation of the bus interface circuit at the remotest end position has been switched to the operation as the terminating driver.

[0170] The termination control signal is preferably pulled up or pulled down to prevent it from being indeterminate.

[0171] In the fourth embodiment, when a certain bus interface circuit outputs a signal on the bus, the bus interface circuit arranged at the remotest end position from the sending bus interface is switched to the terminating driver. With this scheme, whichever bus interface circuit outputs a signal on the bus, the termination of signal transfer is performed on the bus interface at the remotest end from the sending bus interface. Therefore, data transfer with reduced waveform distortion and less noise can be achieved and a high-speed bus can be realized.

[0172] The fourth embodiment of the present invention has been described.

[0173] Description will move on to a fifth embodiment of the present invention.

[0174] FIG. 20 is a schematic configuration diagram of the bus system to which a fifth embodiment of the present invention is applied. The components which have the same functions as those in the third embodiment are designated by the same reference numerals.

[0175] In FIG. 20, reference numerals 44a to 44e denote bus interface circuits. The bus interface circuits 44a to 44e are respectively connected through their corresponding stub lines to the main line 30.

[0176] Reference numerals 45a to 45e denote terminal circuits. Each of the terminal circuits 45a to 45e includes a resistor ( $R_{tt}$ ) 452, which is connected at one end to a constant-voltage source ( $V_{tt}$ ) 451, and a switch 453, which is inserted between the other end of the resistor 452 and the main line 30. The terminal circuits 45a to 45e are each arranged on the main line 30 at the remotest end position in terms of electrical characteristics from the bus interface circuits 44a to 44e of the corresponding numerals (for example, the bus interface circuit 44a corresponds to the terminal circuit 45a). The bus interface circuits are connected to the main line 30 so as to be symmetrical in electrical characteristics with respect to a center line connecting between any one of the bus interface circuits and its corresponding terminal circuit.

[0177] Reference numerals 46a to 46e denote termination control signal drivers provided on a one-to-one correspondence with the bus interface circuits 44a to 44e. When a bus interface circuit sends a data signal onto the main line 30, the corresponding termination control signal driver at the sending end transmits a signal to the termination control signal driver at the remotest end of data transfer. The signal is a termination control signal to turn on the switch 453 of the terminal circuits 45a to 45e corresponding to the bus interface circuit.

[0178] In the bus system according to the fifth embodiment, for example, when the bus interface circuit 44a sends a signal onto the main line 30, the terminal signal control driver 46a associated with the bus interface circuit 44a outputs a termination control signal on the signal line s1. In the terminal circuit 45a, the switch 453 is turned on in response to the termination control signal. More specifically, the resistor 452 is connected to the main line 30.

[0179] As described above, in the fifth embodiment, when any one of the bus interface circuits 44a to 44e sends a signal, the bus is terminated by the terminal circuit 45a to 45e at the remotest end from the bus interface circuit at the sending end.

[0180] A signal is transmitted from a bus interface circuit and signals going clockwise and counterclockwise on the main line 30 almost simultaneously reach the connection point between the main line 30 and the terminal circuit at the remotest end with respect to the bus interface circuit at the sending end. Nevertheless, in the fifth embodiment, the occurrence of reflected waves can be suppressed by connecting the resistor 452 of the terminal circuit at the remotest end position through the switch 453 to the main line 30.

[0181] Furthermore, in the fifth embodiment, because relatively simple devices, such as a terminating resistor and a switch, are used in the terminal circuit, the logic circuits can be prevented from becoming complicated.

[0182] The fifth embodiment of the present invention has been described.

[0183] Finally, description will be given of an information processing unit using the bus systems according to the first to the fifth embodiments.

[0184] FIG. 21 is a schematic configuration diagram of the information processing unit using the embodiments of the present invention.

[0185] In this example, the main lines described when reference was made to the respective embodiments are applied to a multiprocessor bus 61, a memory bus 62 and an I/O bus 63.

[0186] A plurality of processors 611 and a communication processor 612 are respectively connected to the multiprocessor bus 61 through the stub lines.

[0187] A plurality of memories 621 are respectively connected to the memory bus 62 through stub lines.

[0188] A plurality of I/O ports 631 for connection to I/O units, including external memories, such as a hard disk, and display units are connected to the I/O bus 63 through the stub lines.

[0189] Those buses 61 to 63 are interconnected through an I/O bridge 64.

[0190] Though not illustrated, modules (processors, memories, etc.) that are connected to the buses 61 to 63 each include any one of the bus interface circuits described in the respective embodiments. The buses 61 to 63 are terminated by matched termination by any one of the termination methods described in the respective embodiments.

[0191] By applying the first to the fifth embodiments to the buses in the respective hierarchical levels of the information processing unit, speedup of the whole system can be achieved.

[0192] As has been described, according to the present invention, the signal propagation time between the modules connected to the bus can be shortened, with the result that the system performance can be enhanced.

What is claimed is:

1. A bus system for data transfer among a plurality of interface circuits, comprising:

at least two main lines connected together at both opposite ends; and

a plurality of stub lines provided on a one-to-one correspondence with said plurality of interface circuits and connecting the corresponding interface circuits to one of said at least two main lines.

2. A bus system according to claim 1, wherein said plurality of stub lines, connected to said at least two main lines connected together at opposite ends, are equally spaced.

3. A bus system according to claim 1, wherein said stub lines are not connected to one of said at least two main line.

4. A bus system according to claim 1, wherein resistors, each having a constant voltage applied, are connected at the electrically remotest end positions on said at least two main lines connected together at opposite ends.

5. A bus system for data transfer among a plurality of interface circuits, comprising:

a main line formed in a ring;

a data-transmitting interface circuit connected through a stub line to said main line;

a resistor having a constant voltage applied, and connected to said main line at the electrically remotest end position from said data-transmitting interface circuit; and

a plurality of interface circuits for data reception, respectively connected to said main line through stub lines.

6. A bus system according to claim 5, wherein said plurality of data-receiving interface circuits are connected to said main line so as to be electrically symmetrical with respect to a center line connecting said data-transmitting interface circuit and said resistor.

7. A bus system according to claim 5, wherein said resistor is at a value almost equal to a half of the characteristic impedance of said main line.

**8.** A bus system for data transfer among a plurality of interface circuits, comprising:

- a main line formed in a ring;
- a data-transmitting interface circuit connected to said main line through a stub line;
- a constant-voltage supply driver connected to said main line at the electrically remotest end position from said data-transmitting interface circuit; and
- a plurality of data-receiving interface circuits connected respectively to said main line through the stub lines, wherein:

said data-transmitting interface circuit has means for outputting a control signal before transmitting data onto said main line, and

said driver outputs a constant voltage in response to said control signal.

**9.** A bus system according to claim 8, wherein said plurality of data-receiving interface circuits are connected to said main line so as to be electrically symmetrical with respect to a center line connecting said data-transmitting interface circuit and said driver.

**10.** A bus system according to claim 8, wherein said driver has an output impedance at a value equal to a about half of the characteristic impedance of said main line.

**11.** A circuit board having a bus system according to claim 8 mounted thereon, wherein said main line is formed by at least two signal layers included in said circuit board.

**12.** A bus system for data transfer among a plurality of interface circuits, comprising:

- a main line formed in a ring;
- a plurality of stub lines connecting said plurality of interface circuits to said main line; and
- a plurality of resistors having a constant voltage applied, and provided on a one-to-one correspondence with said plurality of interface circuits, wherein:

each of said resistors is connected to said main line through a switch at the electrically remotest end position from the corresponding interface circuit, and

each of said interface circuits has means for outputting a control signal to turn on the switch connected to the corresponding resistor before sending data onto the main line.

**13.** A bus system according to claim 12, wherein said plurality of interface circuits are connected through stub lines to said main line so as to be equally spaced.

**14.** A bus system according to claim 12, wherein each of said resistors has a resistance value equal to about a half value of the characteristic impedance of said main line.

**15.** A circuit board having a bus system according to claim 12 mounted thereon, wherein said main line is formed by at least two signal layers included in said circuit board.

**16.** A circuit board according to claim 12, wherein said interface circuits are mounted on another circuit board attachable and detachable, through a connector, to and from said circuit board having said main line formed thereon.

**17.** A bus system for data transfer among a plurality of interface circuits, comprising:

a main line formed in a ring; and

a plurality of stub lines connecting said plurality of interface circuits to said main line;

wherein each of said interface circuit comprises:

means for outputting a control signal to another interface circuit at the electrically remotest position on said main line; and

a driver for supplying a constant voltage to said main line in response to a control signal from one of said another interface circuits.

**18.** A bus system according to claim 17, wherein said plurality of interface circuits are connected to said main line so as to be electrically symmetrical with respect to the center of said main line in a ring form.

**19.** A bus system according to claim 17, wherein said driver has an output impedance equal to about a half value of the characteristic impedance of said main line.

**20.** A circuit board having a bus system according to claim 17 mounted thereon, wherein said main line is formed by at least two signal layers included in said circuit board.

\* \* \* \* \*