(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



- | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1881 | 1882 | 1881 | 1881 | 1881 | 1881 | 1881 | 1

(43) International Publication Date 2 November 2006 (02.11.2006)

T (10) International Publication Number WO 2006/116249 A2

(51) International Patent Classification: *H01L 23/34* (2006.01)

(21) International Application Number:

PCT/US2006/015376

(22) International Filing Date: 25 April 2006 (25.04.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

60/674,616 25 April 2005 (25.04.2005) US

(71) Applicant (for all designated States except US): INTER-NATIONAL RECTIFIER CORPORATION [US/US]; 233 Kansas Street, El Segundo, California 90245 (US).

(72) Inventor: CONNAH, Norman Glyn; 18 Longmoor Road, Glossop Derbyshire SK 13 6NH (GB).

(72) Inventor; and

(75) Inventor/Applicant (for US only): PAVIER, Mark

[GB/GB]; Anns Orchard, 65 Crawley Down Road, Feldbridge West Sussex RH19 2PP (GB).


(74) Agents: WEINER, Samuel, H. et al.; Ostrolenk, Faber, Gerb & Soffen LLP, 1180 Avenue Of The Americas, New York, New York 10036 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT,

[Continued on next page]

(54) Title: DEVICE PACKAGES HAVING A III-NITRIDE BASED POWER SEMICONDUCTOR DEVICE



(57) Abstract: A semiconductor device package includes a die pad, a substrate disposed on the die pad, and a III-nitride based semiconductor device disposed on the substrate. The device package may also include a second semiconductor device disposed on the die pad or the substrate, which device may be electrically connected to the III-nitride based device to form a circuit.

WO 2006/116249 A2



RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

 without international search report and to be republished upon receipt of that report For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

DEVICE PACKAGES HAVING A III-NITRIDE BASED POWER SEMICONDUCTOR DEVICE

RELATED APPLICATIONS

[0001] This application is based on and claims priority to U.S. Provisional Application No. 60/674,616, filed on April 25, 2005, by Glyn Connah et al., entitled, "SEMICONDUCTOR PACKAGE," the contents of which are herein incorporated by reference.

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] This invention relates to semiconductor device packages and more specifically, relates to semiconductor device packages that include a III-nitride based power semiconductor device.

Description of the Art

[0002] III-nitride based power semiconductor devices, such as Gallium Nitride (GaN) based devices, are desirable for power applications. Example III-nitride based devices include diodes, unidirectional switches, and bi-directional switches. These devices are lateral conductive devices with the power electrodes and control electrodes disposed along a top surface of the devices and with the bottom surface of the devices being electrically non-conductive.

[0003] For example, referring to Figure 1A there is shown a top view of a III-nitride unidirectional switching device 10. Device 10 includes a drain electrode 22 and a source electrode 23, which are arranged as interdigitated portions. As shown, the device may include elongated runners 21 and 24 that extend along respective edges of the device. Runner 21 is connected to the interdigitated portions of drain electrode 22 and runner 24 is connected to the interdigitated portions of source electrode 23. Wire bonds may be formed to the runners to interface with the electrodes. The device also includes a gate

electrode 20 formed in a serpentine shape between drain electrode 22 and source electrode 23.

[0004] Similarly, referring to Figure 1B there is shown a top view of a III-nitride bidirectional switching device 30. Device 30 may have a form as disclosed in U.S. Publication No. US 2005-0189561 (U.S. Pat. Application. No. 11/056,062), entitled "III-Nitride Bidirectional Switch," by Daniel M. Kinzer et al., and assigned to the assignee of the present application. The contents of U.S. Publication No. US 2005-0189561 are hereby incorporated by reference as if fully set forth in its entirety herein.

[0005] Device 30 includes first and second power electrodes 25 and 26, which are arranged as interdigitated portions. Again, elongated runners 40 and 42 may be provided, each of which is connected to respective portions of power electrode 25 or power

each of which is connected to respective portions of power electrode 25 or power electrode 26. Device 30 also includes first and second gate electrodes 32 and 34, with portions of each electrode being disposed between the power electrodes. Elongated runners 46 and 48 are provided, with runner 46 electrically connecting the portions of gate electrode 32 and runner 48 electrically connecting the portions of gate electrode 34. By controlling each gate electrode, the switch may conduct current in either a forward direction or a reverse direction. Accordingly, either power electrode may serve as the drain or source electrode.

[0006] Similarly, for a III-nitride based diode, the device may only include power electrodes.

[0007] In general, it is desirable to provide semiconductor device packages for III-nitride based devices, including device packages that co-package III-nitride based devices with other semiconductor devices, including silicon-based devices.

BRIEF SUMMARY OF THE INVENTION

[0008] According to an embodiment of the invention, a semiconductor device package includes a lead frame having a die pad and a plurality of terminal leads. The device package also includes a substrate, such as a ceramic tile, having opposing top and bottom surfaces, with the bottom surface being disposed on a top surface of the die pad. The device package further includes a III-nitride based power semiconductor device, such as a GaN-based device, disposed on the top surface of the substrate, which isolates the III-

nitride device from the die pad. Electrodes, such as the power electrodes, of the III-nitride device may be electrically connected to the die pad, to one or more pads disposed on the top surface of the substrate, and/or to one or more terminal leads. A protective housing may be formed over the III-nitride device, the substrate, and a portion of the lead frame. According to an embodiment of the invention, the device package may conform to a TO package format, such as a TO-220 package format, although other package formats may be used.

[0009] According to an embodiment of the invention, a device package may also include a second semiconductor device, such as a silicon-based device, disposed on either the top surface of the die pad or the top surface of the substrate. Electrodes of the III-nitride device and the second semiconductor device may be interconnected to form a circuit. [0010] According to a preferred embodiment of the invention, a device package includes a III-nitride bi-directional switching device and a silicon-based switching device, such as a MOSFET, and the two devices are interconnected to functionally operate as a single switch. The switch may act as a replacement switch for high voltage switches. Specifically, according to an embodiment of the invention a first power electrode and a first gate electrode of the III-nitride device are electrically connected. In addition, a second power electrode of the III-nitride device is electrically connected to a drain electrode of the MOSFET and a second gate electrode of the III-nitride device is electrically connected to a source electrode of the MOSFET. In this configuration, the gate electrode and the source electrode of the MOSFET act as the gate electrode and the source electrode of the formed high voltage switch, and the first power electrode of the III-nitride device acts as the drain electrode of the high voltage switch.

[0011] Other features and advantages of the present invention will become apparent from the following description of the invention, which refers to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] Figure 1A shows a top view of a III-nitride based unidirectional switching device of the prior art.

[0013] Figure 1B shows a top view of a III-nitride based bi-directional switching device of the prior art.

[0014] Figure 2A shows a top view of a semiconductor device package according to an embodiment of the invention.

[0015] Figure 2B shows a cross sectional side view of the semiconductor device package of Figure 2A as seen along line 1, according to an embodiment of the invention.

[0016] Figure 3 shows a schematic of a high voltage switch formed by the interconnected devices of the semiconductor device package of Figure 2A, according to an embodiment of the invention.

[0017] Figure 4 shows a top view of a semiconductor device package according to another embodiment of the invention.

DETAIL DESCRIPTION OF THE INVENTION

[0018] Referring to Figures 2A and 2B, there is shown a top view and a cross sectional side view of a semiconductor device package 200 according to an embodiment of the invention. Note that Figure 2B is seen along line 1 of Figure 2A and is not drawn to scale. Device package 200 includes a lead frame 210 having a header 212, a die pad 214 mechanically secured to header 212, and a plurality of terminal leads, such as leads 215, 216, 217, and 218. While device package 200 is shown as having four terminal leads, one skilled in the art will recognize that the package may include more than or fewer than four leads, depending on the configuration of the package, without deviating from the scope and spirit of the present invention.

[0019] Device package 200 also includes first semiconductor device 110. Device 110 is a III-nitride based power semiconductor device, such as GaN-based device, although other semiconductor alloys may be used to construct device 110. According to a preferred embodiment of the invention, device package 200 also includes a second semiconductor device 120, which may be a silicon-based power device, although other types of semiconductor devices, including III-nitride based devices, may be used. One skilled in the art will recognize that while device package 200 includes a second semiconductor device, the package may only include device 110 without deviating from the scope and spirit of the invention.

[0020] Device package 200 also includes a protective insulating housing 202 positioned over devices 110 and 120 and a portion of lead frame 210. Note that housing 202 is shown as "see through" in Figures 2A and 2B.

[0021] According to an embodiment of the invention and as shown in Figure 2A, device package 200 may conform to a TO-220 package format. Accordingly, header 212 may include a mounting hole 213 to secure the package to a heat-sink. Similarly, terminal leads 215, 216, 217, and 218 may be parallel and co-planar with each other and may extend from package 200 along the same edge beyond the outer boundary of insulated housing 202, thereby allowing for external connection to devices 110 and 120.

Nonetheless, one skilled in the art will recognize that the present invention is not limited to a TO-220 package format and may conform to other TO formats and more generally, may conform to other through hole package formats. Similarly, a semiconductor device package according to the present invention may conform to a surface mount package format.

[0022] Referring to devices 110 and 120, according to an embodiment of the invention these devices may be interconnected to form a circuit. According to a preferred embodiment of the invention device 110 is a bi-directional switching device and device 120 is a vertical conductive switching device, such as a MOSFET, and the two devices are interconnected to operate as a single switch. This switch may function as a replacement switch for high voltage switches, or in other words, switches that may operate from 600V to 1000V, for example. Figure 3 shows a schematic diagram of interconnected devices 110 and 120, with dotted line/box 102 representing the high voltage switch formed by the two devices.

[0023] More specifically, referring to Figures 2A, 2B, and 3, device 120 includes source electrode 124 and gate electrode 126 on a top surface thereof and drain electrode 122 on the bottom surface thereof. According to this embodiment of the invention, drain electrode 122 is mounted to die pad 214 using a thermally and electrically conductive adhesive, such as solder or the like. As shown in Figure 2A, a terminal lead, such as lead 218, may be integral with pad 214 and thereby electrically connected to drain electrode 122. As further shown in the Figures, gate electrode 126 may be electrically connected through wire bond 241 to bond pad 215a of terminal lead 215 and source electrode 124

may be electrically connected through a plurality of wire bonds 242 to bond pad 216a of terminal lead 216. Alternatively, a single large diameter wire bond may be used to connect source electrode 124 to terminal lead 216. Wire bonds 241 and 242 may be formed of gold or aluminum, for example.

[0024] Referring to device 110, as indicated, this device is a III-nitride bi-directional switching device and includes first and second power electrodes 112/114 and first and second gate electrodes 116/118 on a top surface thereof. According to an embodiment of the invention and as shown in Figures 2A and 2B, device package 200 also includes an insulating substrate 230 that operates to electrically isolate device 110 from die pad 214. More specifically, according to this embodiment of the invention, substrate 230 includes a conductive pad 232 disposed on the top surface thereof. Device 110 is mounted to pad 232 using a thermally conductive adhesive, such as solder, and in particular, is mounted with its active area facing upward, thereby exposing electrodes 112-118 along the top surface of the device. In turn, the bottom surface of substrate 230 is mounted to the top surface of die pad 214 using a thermally conductive adhesive. In this way, substrate 230 electrically isolates device 110 from die pad 214.

[0025] Substrate 230 preferably has good thermal conductivity so that the heat generated by device 110 is transferred to lead frame 210. According to a preferred embodiment of the invention, substrate 230 is a ceramic substrate, such as an aluminum based ceramic like alumina. Nonetheless, one skilled in the art will recognize that other insulating substrates may be used. For example, pad 232 and substrate 230 may be an insulated metal substrate (IMS).

[0026] As shown in Figures 2A and 3, according to this embodiment of the invention second power electrode 114 of device 110 may be electrically connected through a plurality of wire bonds 244 to die pad 214 and thereby to drain electrode 122 of device 120. Similarly, second gate electrode 118 may be electrically connected through wire bond 243 to source electrode 124 of device 120. First power electrode 112 of device 110 may be electrically connected through a plurality of wire bonds 246 to bond pad 217a of terminal lead 217. Similarly, first gate electrode 116 of device 110 may also be electrically connected through wire bond 245 to bond pad 217a, thereby electrically connecting gate electrode 116 to power electrode 112.

[0027] One skilled in the art will recognize that device package 200 is not limited to the electrode-to-terminal lead assignments as shown in Figure 2A and other configurations may be used without deviating from the scope and spirit of the invention. For example, device package 200 may include an additional terminal lead, and power electrode 116 of device 110 may also be connected to this additional lead through a plurality of wire bonds, thereby electrically connecting power electrode 116 to multiple terminal leads.

[0028] As indicated above, according to this embodiment of the invention devices 110 and 120 are interconnected to functionally operate a single high voltage switch 102. In particular, terminal lead 215 may act as the gate lead for switch 102, terminal lead 217 may act as the drain lead for switch 102, and terminal lead 216 may act as the source lead for switch 102. Notably, devices 110 and 120 of switch 102 also perform the body diode function.

[0029] One skilled in the art will recognize that device package 200 is not limited to the devices as described above and is not limited to a circuit configuration that operates as a high voltage switch as described above, and other devices and circuit configurations may be used without deviating from the scope and spirit of the invention. For example, device 120 may be lateral conductive silicon based device, may be a device other than a switch, such as a diode, and may be a III-nitride based device. Similarly, device 110 is not limited to a III-nitride bi-directional switch and may be a unidirectional switch or diode, for example.

[0030] Referring now to protective insulating housing 202, this housing may be formed from any suitable material known in the art, such as plastic. As shown in Figures 2A and 2B, this housing may extend over at least a portion of the top surface of lead frame 210, covering devices 110 and 120, substrate 230, and a portion of terminal leads 215-218. As shown in Figure 2B, the housing may not extend over the bottom surface of the lead frame, so that this surface may directly contact a heat sink. Alternatively, the housing may be over-molded such that the housing extends over at least a portion of the bottom surface of lead frame 210, thereby enabling electrical isolation.

[0031] Referring now to Figure 4, there is shown a top view of a semiconductor device package 300 according to another embodiment of the invention. Device package 300 is similar to device package 200 and includes a lead frame 210 having a header 212, a die

pad 214, and a plurality of terminal leads, such as leads 215-220. While device package 300 is shown as having six terminal leads, one skilled in the art will recognize that the package may include more than or fewer than six leads, depending on the configuration of the package, without deviating from the scope and spirit of the present invention. One skilled in the art will also recognize that while device package 300 is shown as a TO-220 package format, the device package may conform to other package formats.

[0032] Device package 300 also includes a substrate 230 mounted to the top surface of die pad 214 and includes first and second semiconductor devices 110 and 120.

According to this embodiment of the invention, however, substrate 230 now includes a plurality of pads, such as pads 311-313, on the top surface thereof and both devices 110 and 120 are mounted to the pads of the substrate. One skilled in the art will recognize that the number, shape, and/or configuration of substrate pads 311-313 as shown in Figure 4 may vary, depending on the devices and the configuration of the devices of the package, without deviating from the scope and spirit of the invention.

[0033] According to this embodiment of the invention, devices 110 and 120 are a bidirectional switch and a silicon-based vertical conductive switch, respectively, as described above and the devices are interconnected to operate as a high voltage switch 102. One skilled in the art will recognize, however, that other devices and other circuit configurations are possible without deviating from the scope and spirit of the invention. One skilled in the art will also recognize that device package 300 may only include device 110 without deviating from the scope and spirit of the invention.

[0034] As shown in Figure 4, according to this embodiment of the invention device 110 is mounted to substrate 230 in a flip-chip orientation such that electrodes 112-118 on the top surface of the device directly contact substrate pads 311-313. Note that device 110 is shown as see through, thereby showing the pads of substrate 230. Note also that the electrodes 112-118 on the top surface of device 110 are configured as shown in Figure 2A. As shown in Figure 4, pads 311-313 of substrate 230 are formed to extend within the foot-print of device 110. In this way, electrodes 112-118 of the device contact the pads when the device is mounted in the flip-chip orientation. According to this embodiment of the invention, first and second power electrodes 112 and 114 of device 110 contact pads 313 and 311, respectively, and second gate electrode 118 contacts pad 312. In addition,

first gate electrode 116 also contacts pad 313 and as such, is electrically connected to first power electrode 112. As shown in Figure 4, the pads that receive the power electrodes of device 110 (e.g., pads 311 and 313) are preferably interdigitated in shape to conform to the interdigitated shape of the power electrodes.

[0035] Electrodes 112-118 of device 110 may be connected to pads 311-313 using an electrically conductive adhesive. As an example, conductive balls may be bumped on device 110 to ready the device for flip-chip mounting. The conductive balls may be formed of gold, copper, lead free solder, or any suitable conductive adhesive or combination of the above. For example, the bumps may be formed of copper with a solderable finish. Note that pads 311-313 of substrate 230 may be formed using thin copper of 1 oz. or less for example, in order to provide fine pitch pads. Fine pitch pads may be useful for enabling interconnection between the pads and the electrodes of III-nitride device 110, which electrodes are typically of a small size.

[0036] Turning to device 120, according to this embodiment of the invention drain electrode 122 (note shown in the Figure) of the device is mounted to substrate pad 311 using a thermally and electrically conductive adhesive, such as solder or the like, and is thereby electrically connected to second power electrode 114 of device 110. Similarly, source electrode 124 of device 120 may be electrically connected through wire bond 332 to substrate pad 312 and thereby to second gate electrode 118 of device 110.

[0037] As further shown in Figure 4, gate electrode 126 of device 120 may be electrically connected through wire bond 331 to bond pad 216a of terminal lead 216 and source electrode 124 of device 120 may be electrically connected through a single large diameter wire bond 330 to bond pad 215a of terminal lead 215. Similarly, substrate pad 313 may be electrically connected through a single large diameter wire bond 333 to bond pad 220a of terminal lead 220. Note that rather than using a single large diameter wire bond to connect source electrode 124 to terminal lead 215 and to connect substrate pad 313 to terminal lead 220, a plurality of wire bonds may be used. Wire bonds 330-333 may be formed of gold or aluminum, for example. One skilled in the art will recognize that device package 300 is not limited to the electrode-to-terminal lead assignments as shown in Figure 4 and other configurations may be used without deviating from the scope and spirit of the invention.

[0038] As indicated above, according to this embodiment of the invention devices 110 and 120 are interconnected to functionally operate as a single high voltage switch 102. Here, terminal lead 216 may act as the gate lead for switch 102, terminal lead 220 may act as the drain lead for switch 102, and terminal lead 215 may act as the source lead for switch 102.

[0039] According to another embodiment of the invention, rather than mounting device 110 to substrate 230 in a flip-chip orientation, the device may be mounted with its active area facing upward. In this configuration, the electrodes of device 110 may connected to the substrate pads, terminal leads, and/or electrodes of device 110 using wire bonds.

[0040] Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.

WHAT IS CLAIMED IS:

1. A semiconductor device package comprising:

a first power semiconductor device and a second power semiconductor device, wherein electrodes of said first and second power semiconductor devices are interconnected to form a circuit, and wherein said first power semiconductor device is a III-nitride based semiconductor device;

a lead frame including a die pad;

a substrate having a first major surface and a second major surface, said second major surface of said substrate being disposed on said die pad and said first power semiconductor device being disposed on said first major surface of said substrate; and

a protective housing enclosing at least said first and second power semiconductor devices, said substrate, and at least a portion of said die pad.

- 2. The semiconductor device package of claim 1, wherein said first power semiconductor device is a GaN-based device.
- 3. The semiconductor device package of claim 1, wherein said second power semiconductor device is a silicon-based device.
- 4. The semiconductor device package of claim 1, wherein said substrate is a ceramic tile.
- 5. The semiconductor device package of claim 1, further comprising at least first and second terminal leads, wherein said first terminal lead is electrically connected to at least one electrode of said first power semiconductor device and wherein said second terminal lead is electrically connected to at least one electrode of said second power semiconductor device.
- 6. The semiconductor device package of claim 5, wherein said package conforms to a TO package format.

7. The semiconductor device package of claim 1, wherein said second power semiconductor device is disposed on said die pad.

- 8. The semiconductor device package of claim 1, wherein said second power semiconductor device is disposed on said first major surface of said substrate.
- 9. The semiconductor device package of claim 1, wherein said first and second power semiconductor devices are switching devices interconnected to operate as a high voltage switch, with a gate electrode of said second power semiconductor device being a gate electrode of said high voltage switch, a source electrode of said second power semiconductor device being a source electrode of said high voltage switch, and a power electrode of said first power semiconductor device being a drain electrode of said high voltage switch.
- 10. The semiconductor device package of claim 1, wherein said first power semiconductor device is a bi-directional switch with first and second power electrodes and first and second gate electrodes; and

wherein said second power semiconductor device is a unidirectional switch with a gate electrode, a source electrode, and a drain electrode.

11. The semiconductor device package of claim 10, wherein said first gate electrode and said first power electrode of said first power semiconductor device are electrically connected;

wherein said second power electrode of said first power semiconductor device is electrically connected to said drain electrode of said second power semiconductor device; and

wherein said second gate electrode of said first power semiconductor device is electrically connected to said source electrode of said second power semiconductor device.

12. The semiconductor device package of claim 11, further comprising at least three terminal leads, wherein said first power electrode of said first power semiconductor device is electrically connected to said first terminal lead, wherein said gate electrode of said second power semiconductor device is electrically connected to said second terminal lead, and wherein said source electrode of said second power semiconductor device is electrically connected to said third terminal lead.

- 13. The semiconductor device package of claim 1, wherein a power electrode of said first power semiconductor device and a power electrode of said second power semiconductor device are each electrically connected to said die pad.
- 14. The semiconductor device package of claim 1, wherein said substrate includes a conductive pad disposed on said first major surface thereof, and wherein a power electrode of said first power semiconductor device and a power electrode of said second power semiconductor device are each electrically connected to said conductive pad of said substrate.
 - 15. A semiconductor device package comprising:
 - a lead frame including a die pad;
- a substrate having a first major surface and a second major surface, said second major surface of said substrate being disposed on said die pad;
- a III-nitride based power semiconductor device disposed on said first major surface of said substrate; and
- a protective housing enclosing at least said III-nitride based power semiconductor device, said substrate, and at least a portion of said die pad.
- 16. The semiconductor device package of claim 15, wherein said substrate includes a conductive pad disposed on said first major surface thereof, and wherein a power electrode of said III-nitride based power semiconductor device is electrically connected to said conductive pad of said substrate.

17. The semiconductor device package of claim 15, wherein a power electrode of said III-nitride based power semiconductor device is electrically connected to said die pad.

- 18. The semiconductor device package of claim 15, further comprising a second power semiconductor device disposed on said first major surface of said substrate.
- 19. The semiconductor device package of claim 15, further comprising a second power semiconductor device disposed on said die pad.
- 20. The semiconductor device package of claim 15, further comprising a second power semiconductor device, wherein electrodes of said III-nitride based power semiconductor device and said second power semiconductor device are interconnected such that said III-nitride based power semiconductor device and said second power semiconductor device operate as a high voltage switch.




FIG.1A PRIOR ART




FIG.1B PRIOR ART







FIG.2A





SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)