

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
29 March 2001 (29.03.2001)

PCT

(10) International Publication Number
WO 01/22451 A1

- (51) International Patent Classification⁷: H01G 9/00
- (21) International Application Number: PCT/GB00/03558
- (22) International Filing Date:
15 September 2000 (15.09.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
9922091.5 17 September 1999 (17.09.1999) GB
- (71) Applicant (for all designated States except US): AVX LIMITED [GB/GB]; Tantalum Division, Paignton, Devon TQ4 7ER (GB).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): HUNTINGTON, David [GB/GB]; 39 Bovey Tracey Park, Bovey Tracey, Devon TQ13 9QT (GB).
- (74) Agents: BROWN, Fraser, Gregory, James et al.; fJ Cleveland, 40-43 Chancery Lane, London WC2A 1JQ (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- Published:**
— With international search report.
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: MANUFACTURE OF SOLID STATE CAPACITORS



(57) Abstract: The present invention concerns the field of solid state capacitors and relates particularly to massed production methods for manufacturing solid state capacitors. The present invention seeks to provide a process simplification in order to provide an economic advantage. According to one aspect of the present invention there is provided a method of manufacturing multiple solid state capacitors comprising: providing a substrate layer; forming on an upper surface of the substrate layer a plurality of upstanding bodies consisting of porous sintered valve-action material; forming a dielectric layer on the bodies; applying an electrically insulating resist layer to the dielectric layer present in a region separating adjacent upstanding bodies, forming a cathode layer on the exposed dielectric layer on the upstanding bodies and on the resist layer between the bodies; applying a cathode terminal to an upper end region of each upstanding body; dividing the processed substrate into a plurality of individual capacitor bodies each having an anode terminal portion at one end comprising divided substrate, a capacitive portion comprising one of the porous bodies and a cathode terminal portion at the other end.



WO 01/22451 A1

MANUFACTURE OF SOLID STATE CAPACITORS

The present invention concerns the field of solid state capacitors and relates particularly to massed production methods for manufacturing solid state capacitors.

A massed production method for solid state tantalum capacitors is described in US patent specification number 5,357,399 (inventor Ian Salisbury). This method involves providing a substrate wafer of solid tantalum, forming a sintered, highly porous, layer of tantalum on the substrate, sawing the layer of porous tantalum with an orthogonal pattern of channels to produce an array of upstanding porous tantalum rectilinear bodies, anodising the bodies to produce a dielectric layer thereon, dipping the bodies in manganese nitrate solution and heating to convert the applied solution to manganese dioxide thereby to form a cathode layer, cutting along the channels to isolate the cathode and anode ends of individual upstanding bodies by removing the manganese dioxide connecting adjacent bodies, reforming a dielectric layer on the newly exposed tantalum substrate revealed by the isolation cut, applying respective conducting layers of carbon and then silver onto top ends of each body, bonding a lid consisting of a wafer of solid metal onto the silver layer, injecting insulating resin material

into the channels between bodies constrained by the substrate and lid, and slicing the assembly in a direction perpendicular to the plane of the wafers and along the centre line of each channel thereby to produce
5 a plurality of capacitors in which the anode terminal consists of substrate material, the cathode terminal consists of lid material and the capacitive body consists of the coated porous tantalum body.

10 This method allows the production of highly compact, reliable capacitors of high volumetric efficiency. However with the continued miniaturization of components demanded by the electronics industry there is pressure to produce ever smaller and more efficient capacitors.

15 Our recent PCT publication WO 00/28559 describes a modified version of the Salisbury process. In this version the volumetric efficiency of the individual capacitor bodies is increased by forming cathode
20 terminals directly on the silver/carbon coated top ends of the porous capacitor bodies. In this way the solid lid layer applied in the Salisbury method may be omitted. The volume which would have been occupied by the solid lid layer is thus available to increase the size of the
25 porous body. Hence for a given capacitor body size, a greater volume of capacitive material can be included.

There is continuous pressure for efficiency improvements in these manufacturing processes. The present invention seeks to provide a simplification of multiple capacitor manufacturing processes of the type described in the foregoing, thereby to provide an economic advantage which results in cheaper capacitors.

According one aspect of the present invention there is provided a method of manufacturing multiple solid state capacitors comprising:

- providing a substrate layer;
- forming on an upper surface of the substrate layer a plurality of upstanding bodies consisting of porous sintered valve-action material;
- 15 - forming a dielectric layer on the bodies;
- applying an electrically insulating resist layer to the dielectric layer present in a region separating adjacent upstanding bodies,
- forming a cathode layer on the exposed dielectric layer on the upstanding bodies and on the resist layer between the bodies;
- 20 - applying a cathode terminal to an upper end region of each upstanding body;
- dividing the processed substrate into a plurality of individual capacitor bodies each having an anode terminal portion at one end comprising divided
- 25

substrate, a capacitive portion comprising one of the porous bodies and a cathode terminal portion at the other end.

5 The application of an insulating resist layer after formation of the dielectric layer, and before formation of the cathode layer, considerably simplifies the isolation of anode and cathode portions of each capacitor body. The prior art isolation method involves grinding
10 through both cathode and dielectric layers in the regions between adjacent bodies, thereby exposing fresh substrate. The dielectric layer on the freshly exposed substrate must then be re-formed by a second dielectric formation process. The present invention provides a
15 process in which a single dielectric layer formation process is carried out. Because the resist layer masks the dielectric layer in between adjacent bodies, no grinding through to the substrate is necessary. Hence the isolation step is considerably simplified, reducing
20 production time and cost.

The method may further include a step in which at least a portion of the resist layer coated in cathode layer is removed. The removal may be by mechanical, chemical or
25 another suitable means. Preferably a portion of the resist layer around each upstanding body is removed,

thereby to form a border surface free of cathode layer material around each body. In one aspect of the invention a shallow skim of the resist layer is made by machining. The skimming may be conducted by means of a cutting wheel
5 or saw. The cut should not extend into the resist layer as far as the dielectric layer underneath. In this way the integrity of the dielectric layer is maintained.

The resist material must adhere well to the dielectric
10 layer and form an intimate contact therewith in order to prevent contamination of the resist coated dielectric layer by cathode layer material. The resist layer may be applied as a permanent feature or a temporary feature. For example, the permanent resist layer will be retained
15 in the structure of the capacitors which are produced by the method of the invention. Typical resist materials are fluoro-polymers and epoxy resins. An additional benefit of the permanent resist layer may be achieved by incorporating a colour or contrast in the resist which
20 stands-out relative to the encapsulation material. In this way the final capacitors are provided with an orientation indication indicative of capacitor polarity, with the resist layer corresponding to the anode end.

25 A temporary resist layer would be applied prior to the manganising process (cathode layer formation) and removed

before encapsulation. The temporary resist may be a photolithographic resist, a chemically detachable resist or a mechanically removable resist.

5 In the encapsulation process, an insulating material may be infilled between the cathode-coated and terminated capacitor bodies. When the substrate is subsequently divided the infilled insulating material forms a protective sleeve around a mid portion of the capacitor,
10 leaving only the anode and cathode terminal features exposed. The encapsulation material is preferably a plastics resin material, in particular a setting epoxy resin.

15 The encapsulation may involve a preliminary stage in which e.g. powdered thermoplastics resin is introduced into the spaces between the upstanding bodies and then melted by heating of the substrate to form a layer of thermoplastic partway up the sides of each body.
20 Preferably this preliminary part-encapsulation is conducted using a resin of different coloration to the main encapsulation resin, thereby providing a visible polarity indication in the final capacitors. Alternatively polarity may be indicated by other marking
25 such as laser etching.

The capacitor bodies may be formed into useful capacitors by a termination process in which the respective exposed cathode and anode surfaces of each capacitor body are liquid or vapour phase coated with a termination material which facilitates electrical connection of the respective ends of the capacitor to an electric circuit.

The respective terminal coatings may form a cap on each end of the capacitor body, as in the industry-standard five-sided termination processes.

In certain preferred embodiments the valve-action material is tantalum. However other valve-action materials may be used in the process of the present invention. These may be metals or non-metals, the essential characteristic being a capacitor forming capability. Examples of suitable metals niobium, molybdenum, aluminium, titanium, tungsten, zirconium and alloys thereof. Preferred examples are niobium and tantalum.

When the valve action metal is tantalum the substrate is preferably a solid tantalum wafer, thereby ensuring physical and chemical compatibility with the porous metal.

The upstanding anode bodies may be formed by a process which involves pressing a layer of valve-action material powder onto the substrate and sintering to fuse the powdered particles. Typically a seeding layer of coarse grade powder may have to be applied to the substrate and sintered thereto before finer grade powder is pressed onto the substrate. The coarse grade powder provides mechanical keying ensuring that a strong connection between the substantive porous layer and the substrate is produced. The strong connection is necessary to ensure that separation of the porous layer from the substrate does not occur during subsequent steps in the manufacturing process. The coherent layer of porous valve action metal thereby produced may be machined or otherwise processed to produce the individual anode bodies. The bodies may be formed by machining of a porous sintered layer formed on the substrate. The machining may be by means of orthogonal sawing to form rectilinear bodies. Other body formation process may be used, for example a combined pressing and casting of individual bodies, as described in our co-pending application number 9918852.6.

The dielectric layer may be formed by an electrolytic anodization process in which an oxide film is gradually built up on the surface of the porous sintered anode

body. Suitable methods will be known to the person skilled in the art.

The cathode layer may be formed by dipping the anode
5 bodies into a cathode layer precursor solution such as manganese nitrate and then heating to produce a cathode layer of manganese dioxide. Repeated dipping and heating steps may be carried out in order gradually to build up the required depth and integrity of cathode layer.

10

With the application of the cathode layer, the anode body becomes a capacitive body comprising an anode portion consisting of an interconnected matrix of: valve acting powder; dielectric insulating layer of valve acting
15 oxide; and a conducting cathode layer of doped oxide.

According to a further aspect of the invention there is provided a capacitor produced by any method hereinbefore described.

20

According to another aspect of the invention there is provided an electronic or electrical device comprising a capacitor made by any method hereinbefore described.

25 Following is a description by way of example only and with reference to the drawings of one method of putting

the present invention into effect.

In the drawings:-

5 Figures 1 and 3 to 5 are cross-sectional views of a substrate during processing according to one embodiment of the present invention.

Figure 2 is a view from above of the substrate after a
10 machining step in the process.

Figure 6 shows sectional view from one side of a capacitor produced according to the method of the present invention.

15

A transverse section through a solid tantalum circular wafer is shown as 10 in figure 1. An upper surface of the wafer has sintered thereon a dispersion of coarse grained capacitor grade tantalum powder 12. A green (i.e.
20 un-sintered) mixture of fine-grained capacitor grade tantalum powder is then pressed onto the upper surface of the substrate to form a green layer 13.

The green layer is sintered to fuse the fine grained
25 powder into an integral porous network. The sintering is carried out at around 1600 degrees centigrade (the

optimum temperature will depend upon the grain size and the duration of the sintering process). The sintering process also fuses the porous layer to the coarse seeding layer 12.

5

The substrate assembly is then machined to produce an orthogonal grid of transverse channels 14 and longitudinal channels 15 as shown in figure 2. The channels are ground using a moving rotating cutting
10 wheel. The channels are cut to a depth just beyond the level of the porous tantalum layer so that the cuts impinge on the substrate, as shown in figure 3.

The machining process produces an array of orthogonal
15 section bodies 16 on the substrate. The porous bodies form the anode portions of the capacitors. An insulating dielectric layer (not shown) is applied to the anode bodies by anodizing in an electrolyte bath (of e.g 0.1% phosphoric acid solution) while connecting the positive
20 terminal of a D.C. power supply to the substrate. This results in the formation of a thin tantalum pentoxide layer on the valve acting porous surface of the bodies and exposed substrate.

25 A resist layer 30 of heat resistant electrically insulating material is then applied along the channels

14 and 15. The resist layer surrounds the upstanding bodies 16 and masks the underlying tantalum oxide layer formed on the substrate exposed surface. The lower exposed surfaces 31 of the anode bodies are also masked
5 by the thickness of the resist layer.

If the resist material requires curing at high temperatures, or the deposition or curing processes impart any stress on the external surfaces of the
10 capacitors then it may be necessary to repeat the anodization process prior to the cathode layer being applied.

A cathode layer (not shown) is then formed on the anode
15 bodies by the well known manganisation process. In this process the anodized anode bodies 16 are immersed in manganese nitrate solution to leave a coating of wet solution on each body and covering its internal porosity. The substrate is heated in moist air to convert the
20 coating of nitrate to the dioxide. The immersion and heating cycles may be repeated as many as 20 times or more in order to build up the required coherent cathode layer. The thickness of the insulating resist layer provides an insulation separation between the substrate
25 (which becomes the anode terminal in the final capacitors) and the cathode layer which is electrically

connected to the cathode terminal. During the manganising (cathode layer deposition) process and/or carbon/silver cathode termination process the resist layer may have been partially coated with conductive material, and this is a potential current leakage path. In order to avoid this problem it is preferred that resist material be energetically and chemically incompatible with respect to the cathode layer material or the termination materials (e.g. carbon and silver paste). By energetically and chemically incompatible it is meant that the resist layer should be substantially non-wettable and chemically inert with respect to the cathode layer or termination layer liquid materials. However where unwanted contamination is unavoidable the stray material may be removed by a further process step. In the case of permanent resist materials this may be by chemical etching or dissolution, mechanical grinding or dicing or localised heating, such as by means of a laser. For temporary materials the resist layer can be selectively removed as appropriate by the usual removal methods for that material. Hence in an example of the invention a thin layer of resist material and any coated conductive material is removed by a shallow cut 32 made along the centre line of each channel in order to remove a narrow channel of resist material and its coated layer of cathode material.

Once the manganisation is complete the top end regions of the manganised bodies are coated with an intermediate layer 27 of conducting carbon by dipping into a bath of liquid carbon paste. After the carbon layer has set, a
5 further intermediate layer 21 of silver is coated onto the carbon layer by dipping of the carbon-coated bodies into a liquid silver paste. The silver layer is not allowed to pass beyond the carbon layer 27 in order to ensure that silver does not directly contact the
10 incompatible oxide layer. The silver layer 21 is then allowed to set solid.

The channels 14,15 between the capacitor bodies are filled with liquid epoxy resin 20 as shown in figure 5.
15 The resin surrounds the sides of each capacitor body, up to a level just below to top end of each capacitor body. The channels are filled by injection of the resin, thereby ensuring complete filling of the space defined by the channels. The top surface of the whole assembly
20 is coated with a further silver paste layer 22. A temporary solid lid plate (not shown) may be applied to the silver layer in order to ensure that a flat finish is produced. The lid may also be used to provide structural constraint during resin injection.

25

The wafer may now be sliced along the centre line (shown

15

as dashed lines in figure 5) of each channel 14,15 in order to separate each capacitor body from its neighbours. The resulting individual capacitor structure is shown in figure 6.

5

Each capacitor consists of an anode terminal portion 23 consisting of the substrate material. Upstanding from the substrate is the capacitor body 16 which is sheathed in epoxy resin sidewalls 24,25. The top end region of each capacitor is coated in a layer of carbon paste 27, a layer of silver paste 21 and a further layer of silver paste 22 which forms a cathode terminal portion of the component. Around the foot of each body 16 is the resist layer 30. The resist layer is coated on the dielectric layer of the substrate upper surface 41 and the lower side wall regions of the body 16. The cathode layer of manganese dioxide is shown as layer 42. This layer extends over substantially the whole of the upper surface of the body. The cathode layer also covers an inner border portion 43 of the resist layer. The narrow cut 32 forms a step in the resist layer. The step is free of cathode layer material and forms an intimate bond with the encapsulating material 24/25. The thickness of the resist layer provides an isolation separation between the cathode layer 42/43 and the anode terminal 23.

25

A final processing stage is a five-sided termination process. This is a well known process in the electronics industry which involves the formation of end caps 28,29 which form the external terminals of the capacitor. The
5 termination layer metal may consist of discrete layers of silver, nickel and tin (preferably in that order). These are suitable metals for forming electrical connections by soldering of the capacitor terminals to contacts or other components of an electrical or
10 electronic circuit.

The present invention is an elegant adaptation of the previously known processes which provides a significant simplification of the manufacturing process. The need for
15 a second, time consuming dielectric layer formation step is removed, considerably improving the efficiency of the process, allowing cost reductions and reliability improvements.

Claims

1. A method of manufacturing multiple solid state capacitors comprising:


- 5 -providing a substrate layer;
-forming on a surface of the substrate layer a plurality of upstanding bodies consisting of porous sintered valve-action material;
-forming a dielectric layer on the bodies;
- 10 -applying an electrically insulating resist layer to the dielectric layer present in a region separating adjacent upstanding bodies,
-forming a cathode layer on the exposed dielectric layer on the upstanding bodies and on the resist layer between
- 15 the bodies;
-applying a cathode terminal to an upper end region of each upstanding body;
-dividing the processed substrate into a plurality of individual capacitor bodies each having an anode terminal
- 20 portion at one end comprising divided substrate, a capacitive portion comprising one of the porous bodies and a cathode terminal portion at the other end.

2. A method as claimed in claim 1 wherein the after
25 cathode layer formation the capacitor bodies' sidewalls are encapsulated in a protective insulating material.

3. A method as claimed in claim 1 or claim 2 wherein at least a portion of the resist layer coated in cathode layer is removed after application of the cathode layer.
- 5 4. A method as claimed in claim 3 wherein a portion of the resist layer around each upstanding body is removed, thereby to form a border surface free of cathode layer material around each body.
- 10 5. A method as claimed in claim 2 wherein the resist layer is retained in the structure of the capacitors, thereby to form a portion of the capacitor encapsulation layer.
- 15 6. A method as claimed in claim 5 wherein the resist layer is coloured or of contrasting tone with respect to the encapsulating material whereby the final capacitors are provided with an orientation indication indicative of capacitor polarity, with the resist layer portion
20 corresponding to the anode end.
7. A method as claimed in any preceding claim wherein the substrate material is thermally and electrically compatible with the valve-action material.
- 25 8. A method as claimed in claim 7 wherein the valve

action material is tantalum and the substrate material is solid tantalum.

FIG. 6



INTERNATIONAL SEARCH REPORT

Intern.	Application No
PCT/GB 00/03558	

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 H01G9/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
 IPC 7 H01G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
 EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 3 889 357 A (MILLARD RICHARD J ET AL) 17 June 1975 (1975-06-17) figure 4 column 5, line 13 - line 28 -----	1,7,8
A	EP 0 688 030 A (AVX CORP) 20 December 1995 (1995-12-20) figures 1-9 abstract	1,2,7,8
A	& US 5 357 399 A (SALISBURY IAN) 18 October 1994 (1994-10-18) cited in the application -----	1,2,7,8

Further documents are listed in the continuation of box C. Patent family members are listed in annex.

° Special categories of cited documents :

<p>*A* document defining the general state of the art which is not considered to be of particular relevance</p> <p>*E* earlier document but published on or after the international filing date</p> <p>*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>*O* document referring to an oral disclosure, use, exhibition or other means</p> <p>*P* document published prior to the international filing date but later than the priority date claimed</p>	<p>*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>*&* document member of the same patent family</p>
--	--

Date of the actual completion of the international search 1 December 2000	Date of mailing of the international search report 11/12/2000
--	--

Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Goossens, A
--	--

INTERNATIONAL SEARCH REPORT

Information on patent family members

Intern.	Application No
PCT/GB	00/03558

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 3889357	A	17-06-1975		CA 999350 A	02-11-1976
				DE 2432163 A	23-01-1975
				FR 2236260 A	31-01-1975
				GB 1459647 A	22-12-1976
				IT 1015722 B	20-05-1977
				JP 1164151 C	26-08-1983
				JP 50036951 A	07-04-1975
				JP 57055205 B	22-11-1982
				US 4090231 A	16-05-1978
EP 0688030	A	20-12-1995		US 5357399 A	18-10-1994
				AT 187274 T	15-12-1999
				CN 1085345 A, B	13-04-1994
				DE 69421906 D	05-01-2000
				DE 69421906 T	30-03-2000
				DK 688030 T	17-04-2000
				EP 1047087 A	25-10-2000
				EP 0893808 A	27-01-1999
				ES 2139052 T	01-02-2000