




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification<sup>3</sup> : <b>H03K 19/177, 19/096; G06F 9/00</b></p>	<p><b>A1</b></p>	<p>(11) International Publication Number: <b>WO 83/ 00786</b> (43) International Publication Date: 3 March 1983 (03.03.83)</p>
<p>(21) International Application Number: PCT/US82/01080 (22) International Filing Date: 10 August 1982 (10.08.82) (31) Priority Application Number: 292,840 (32) Priority Date: 14 August 1981 (14.08.81) (33) Priority Country: US  (71) Applicant: WESTERN ELECTRIC COMPANY, INC. [US/US]; 222 Broadway, New York, NY 10038 (US). (72) Inventor: HARRISON, Marc, Lawrence ; 11 Union Hill Road, Morganville, NJ 07751 (US). (74) Agents: HIRSCH, A., E., Jr. et al.; Post Office Box 901, Princeton, NJ 08540 (US).</p>		<p>(81) Designated States: DE (European patent), FR (European patent), GB (European patent), JP, NL (European patent).  <b>Published</b> <i>With international search report.</i></p>

(54) Title: STRUCTURED LOGIC ARRAY



(57) Abstract

A programmed logic array (PLA) which implements ELSE statements. This is accomplished through the use of a combinatorial logic element located between the DECODER and ROM arrays of the PLA.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	KP	Democratic People's Republic of Korea
AU	Australia	LI	Liechtenstein
BE	Belgium	LK	Sri Lanka
BR	Brazil	LU	Luxembourg
CF	Central African Republic	MC	Monaco
CG	Congo	MG	Madagascar
CH	Switzerland	MW	Malawi
CM	Cameroon	NL	Netherlands
DE	Germany, Federal Republic of	NO	Norway
DK	Denmark	RO	Romania
FI	Finland	SE	Sweden
FR	France	SN	Senegal
GA	Gabon	SU	Soviet Union
GB	United Kingdom	TD	Chad
HU	Hungary	TG	Togo
JP	Japan	US	United States of America

- 1 -

## STRUCTURED LOGIC ARRAY

1. Field of the Invention

This invention relates to apparatus including a  
5 programmed logic array (PLA) for processing binary input  
signals to produce binary output signals, the PLA  
comprising a first logic array having a plurality of input  
lines for receiving said binary input signals, a second  
logic array having a plurality of output lines on which the  
10 binary output signals emanate, a first plurality of  
intermediate wordlines which emanate from the first array,  
and a second plurality of wordlines, operably connected to  
the first plurality of intermediate wordlines, which enter  
into the second array.

15 Background of the Invention

Programmed logic arrays (PLAs) provide an easily  
designed and well structured alternative to combinatorial  
logic.

Internally, a conventional prior art PLA  
20 comprises two logic arrays known as the DECODER array and  
the ROM array. The two arrays are electrically connected  
by paths known as wordlines. Each wordline corresponds to  
one minterm of the Boolean functions implemented by the  
PLA. PLA input signals are entered into the DECODER array  
25 on a plurality of input lines and PLA output signals  
emanate from the ROM array on a plurality of output lines.

A PLA is in many ways similar to a Read-Only-  
Memory (ROM). As black boxes, both are presented with a  
binary input word and in response both output a predefined  
30 binary word. The most significant difference between a PLA  
and a ROM is that in the former every possible combination  
of binary input signals (of which there are  $2^N$  for  
N PLA input lines) is not presented. A typical PLA  
produces a meaningful output only in response to certain  
35 preselected combinations of binary input signals. These  
preselected combinations generally number less than  $2^N$  for



- 2 -

a PLA having N inputs. If a given one of the preselected combinations of binary input signals is present on the PLA input lines, then a given preselected combination of binary output signals emanates from the PLA. If the combination of binary input signals present on the PLA input lines does not correspond to a given one of the preselected combinations of binary input signals, the PLA may not produce a meaningful output. In contrast, a ROM having N input lines is capable of producing a binary output for each of the  $2^N$  unique combinations of binary input signals. As a result, for the same technology of fabrication the PLA is generally smaller and faster than the ROM which would be required to replace it, assuming implementation of the same Boolean functions.

When specifying Boolean functions to be implemented in hardware, it is often the case that there are combinations of input signals that contain don't cares. That is, one or more of the input signals are not needed to uniquely determine the output. When designing apparatus for computing Boolean functions with conventional combinatorial and sequential logic elements which includes gates and registers, there are many optimization techniques, such as Karnaugh mapping, that take advantage of these don't cares to reduce logic complexity. When replacing conventional combinatorial logic elements with ROM, there is no way to make use of this savings because a unique output pattern capability will exist for every one of the  $2^N$  combinations of input signals that can be entered into a ROM having N binary input lines. However, a PLA differs from a ROM in that don't cares are taken advantage of and a savings accrues. Preselected combinations of binary PLA input signals may be incompletely specified, or fully specified, as the designer sees fit.

To further understand the type of function which can be implemented with a conventional PLA, it is useful to consider an illustrative PLA which has four input lines, three output lines and two wordlines (corresponding to two



- 3 -

Boolean minterms), and which implements the following Boolean function:

```

IF
    (input 1 = 1 AND
5     input 2 = 0 AND
     input 3 = 1 AND
     input 4 = X)           (X is a don't care
                             which can be zero or one)

THEN
10    (output 1 = 1
      output 2 = 1
      output 3 = 0)

OR
IF
15    (input 1 = 1 AND
      input 2 = X AND
      input 3 = 1 AND
      input 4 = 1)         (X is a don't care
                             which can be zero or one)

20 THEN
      (output 1 = 1
      output 2 = 0
      output 3 = 0)

```

A conventional prior art PLA which implements this Boolean function is illustrated in FIG. 1. In the above-mentioned PLA example, if either of the preselected combinations of binary input signals is present on the PLA input lines, the corresponding combination of binary PLA output signals results. (Note, that in the above-mentioned PLA example, the use of don't cares indicates that the preselected combinations of binary input signals are incompletely specified.) If the combination of binary signals present on the PLA input lines does not correspond to either of the preselected combinations of binary input signals, no meaningful PLA output results.

Thus, as can be seen from the above-mentioned Boolean function, the conventional PLA should be viewed by



- 4 -

the designer as implementing a series of IF, THEN statements. This can be understood by considering the internal operation of the PLA as shown in FIG. 1. This PLA has two wordlines connecting the ROM and DECODER arrays.

5 There is one wordline corresponding to each incompletely specified preselected combination of input signals. There is no ELSE capability which can be used to produce a meaningful PLA output if neither of the two (101X and 1X11) preselected combination of PLA input signals is present on

10 the PLA input lines.

Providing a true ELSE capability would allow one to design a PLA capable of implementing functions similar to the IF, THEN or ELSE statement (CASE statements) of a high-level computer language. A PLA which implements a

15 CASE statement should be capable of producing a meaningful Boolean output to indicate that none of a preselected plurality of combinations of binary input signals is present on the PLA input lines. In other words, IF one of the plurality of preselected combinations of binary input

20 signals is present on the PLA input lines, THEN the corresponding PLA output results; ELSE an output results, indicating the simultaneous absence of any of the preselected plurality of combinations of binary input signals.

25 Ordinarily a PLA with N input lines is designed to process only a prespecified limited number  $m$  of the  $2^N$  possible combinations of binary input signals; i.e., only  $m$  prespecified input words are to be processed in order to reduce the required number of intermediate wordlines to a

30 relatively small fraction of  $2^N$  and thereby to conserve precious semiconductor area. On the other hand, it is a problem in some PLA implementations to sense when any of the remaining  $(2^N - m)$  input words are present on the input line, i.e., to implement an ELSE statement without

35 increasing the number of wordlines to  $2^N$ . The problem is solved, in accordance with the invention in apparatus including a programmed logic array, by adding to the



- 5 -

apparatus a combinatorial logic element, responsive to binary signals emanating from the first logic array on the first plurality of wordlines which processes the binary signals so that the programmed logic array can implement an  
5 ELSE statement.

#### Summary of the Invention

The present invention is a programmed logic array able to implement IF, THEN, or ELSE statements. This is accomplished through the use of combinatorial logic element  
10 located between the DECODER and ROM arrays of the PLA.

In a particular embodiment of the invention, a PLA, for processing binary input signals to produce binary output signals, comprises: a first logic array (DECODER) having a plurality of input lines for receiving the binary  
15 input signals; a second logic array (ROM) having a plurality of output lines on which the binary output signals emanate; a first plurality of wordlines which emanate from the first array, the binary signal on each of the first plurality of wordlines being responsive to a  
20 preselected combination of the binary input signals; a second plurality of wordlines which enter the second logic array; and combinatorial logic elements for processing binary signals emanating from the first array on the first plurality of wordlines as these binary signals are  
25 forwarded to the second array on the second plurality of wordlines so that the PLA can implement a CASE statement. Illustratively, the CASE statement is implemented by using a combinatorial logic element such as a plural input NOR gate to form at least one additional wordline in the second  
30 plurality of wordlines which can be used to produce a prescribed PLA output if none of a preselected plurality of combinations of binary input signals is present.

In an alternative embodiment of the invention, the plurality of PLA input lines comprises a plurality of  
35 mutually exclusive groups of input lines and the combinatorial logic elements is adapted so that the PLA can implement a CASE statement for combinations of input



- 6 -

signals present on at least one of the groups of input lines. Illustratively, the plurality of PLA input lines comprises two mutually exclusive groups and the combinatorial logic element is adapted such that the PLA  
5 implements a CASE statement for combinations of input signals present on the second group of input lines only when a preselected combination of input signals is present on the first group of input lines. Alternatively a CASE  
10 statement can be implemented for combinations of input signals present on the second group of input lines only when a preselected combination of input signals is not present on the first group of input lines.

Use of the structures encompassed within the scope of the present invention gives rise to various  
15 advantages in the design of microprogrammable microprocessor controllers. Firstly, a relatively complex Boolean function can be implemented at the expense of a relatively small amount of design time. Secondly, the present invention can be used to implement relatively  
20 complex Boolean functions with relatively small PLA's. For example, suppose in a large group of OP CODES or program instructions to be interpreted by a PLA controller, a specified plurality (e.g., ten) of mutually exclusive OP CODES (no common don't cares) result in the same specified  
25 PLA output. A conventional PLA might require one wordline for each of the specified plurality of OP CODES resulting in the same PLA output (e.g. ten wordlines) in addition to separate wordlines for each other OP CODE. A PLA designed in accordance with the principles of the present invention  
30 would be expected to eliminate all (ten) of the wordlines corresponding to the specified plurality of OP CODES but would contain separate wordlines for each of the other OP CODES. The inventive PLA would produce the specified output corresponding to the specified plurality of (ten)  
35 OP CODES through use of an ELSE capability by explicitly indicating that all of the other OP CODES are not present. In this way, the presence of one of the specified plurality





- 7 -

of (ten) OP CODES is implicitly indicated.

#### Brief Description of the Drawing

FIG. 1 shows a standard PLA of the type found in the prior art;

5 FIG. 2 shows a prior art PLA having an inverter between the DECODER and ROM arrays of the PLA in order to expand the range of functions implementable by the PLA;

FIG. 3 shows in block schematic form a PLA having logic between the DECODER and ROM arrays of the PLA in order to implement a CASE statement, in accordance with illustrative embodiments of the invention; and

10 FIG. 4 shows in block schematic form a PLA having logic between the DECODER and ROM arrays in order to implement an alternative type of IF, THEN, ELSE statement in accordance with an alternative illustrative embodiment of the invention.

#### Detailed Description

In order to understand the principles of the present invention, it is helpful to briefly review the operation of the conventional prior art PLA which, as previously indicated, implements statements of the IF, THEN type. An example of such a PLA is shown in FIG. 1.

The PLA of FIG. 1 is composed of two logic arrays, DECODER array 11 and ROM array 12. Binary PLA input signals  $S_1$ ,  $S_2$ ,  $S_3$ , and  $S_4$ , in their true and complementary forms, are fed into the decoder array on input lines 1, 2, 3, and 4. Input inversion is provided by inverters 1a, 2a, 3a, and 4a, for the illustrative PLA shown in FIG. 1. PLA output signals  $N_1$ ,  $N_2$ , and  $N_3$  emanate from the ROM array on output lines 1, 2, and 3. Between the two logic arrays run wordlines, two of which (wordline 1 and wordline 2) are shown for purposes of illustration in FIG. 1. Each wordline represents one minterm of the Boolean function implemented by the PLA.

35 The PLA shown in FIG. 1 is a dynamic structure. That is, it relies on its own intrinsic capacitance for proper operation. Any dynamic logic structure requires a



- 8 -

period of time to precharge itself. During the precharge time, a capacitive charge is accumulated which causes and maintains a voltage level within elements of the array. After this follows a period of time during which charges are selectively held or dissipated. This selection process is based upon the input signals which enter the structure. Note that in FIG. 1 the DECODER and ROM arrays are formed using n-channel transistors (indicated by inward pointing arrow) and that the PLA uses negative logic.

10           The operation of the illustrative PLA shown in FIG. 1 can be understood as follows. Wordlines 1 and 2 are precharged through p-type transistors 38 and 39, respectively (p-channel transistors are indicated by an outward pointing arrow), by voltage  $\phi_{DD}$  on phase  $\phi_1$  of a four phase clock cycle and are discharged to ground through n-channel transistor 33 which is operative on phase  $\phi_2$  of the four phase clock cycle. A precharged (logic HI) wordline is deselected when it is discharged (logic LOW) by any one of the intersecting n-channel transistors (e.g., 20 transistor 14 of array 11) in the DECODER array, each of which is responsive to a particular input signal. Transistors are placed in the DECODER array so that their locations correspond to the presence of the complement of each desired input signal (negative logic). Therefore, if 25 any one of the desired input signals is false, the wordline will be discharged (logic LOW). Only if all of the desired input signals are true will the wordline remain precharged (logic HI), thereby selecting the Boolean minterm represented by the wordline. In the illustrative example 30 of FIG. 1, wordline 1 remains precharged if the input combination is 101x where x is a don't care, and wordline 2 remains precharged if the input combination is 1x00 where x is a don't care. Accordingly, transistors 14, 15, and 16 can discharge wordline 1, and transistors 17, 18, and 19 35 can discharge wordline 2.

The wordlines are then used to select or deselect the output lines, each of which has also been precharged.



- 9 -

In FIG. 1 output lines 1, 2, and 3 are precharged through p-channel transistors 35, 36 and 37, respectively, by voltage  $\phi_{DD}$  during phase  $\phi_3$  of the four phase clock cycle and are discharged to ground through n-channel

5 transistor 34 which is operative on phase  $\phi_4$  of the four phase clock cycle. Where it is desired that an output signal be zero for the presence of a given minterm, an n-channel transistor (e.g., 21 of array 12) is placed in the ROM array. If the output signal is to be a one for the

10 presence of a given minterm, the transistor is omitted in the ROM array. Thus, the selected wordlines, which themselves remain precharged (logic HI), selectively enable the transistors which discharge the output lines, resulting in an output signal of zero. On the other hand, if the

15 wordline is discharged (logic LOW) or there is no transistor in the ROM array, the output line remains precharged resulting in an output signal of one. Thus, in the PLA of FIG. 1, if wordline 1 remains precharged transistor 21 discharges output line 3 so that the output

20 is 110. Similarly, if wordline 2 remains precharged transistors 22 and 23 discharge output lines 2 and 3, respectively, so that the output is 100.

The range of Boolean functions which can be implemented using a conventional PLA can be expanded by

25 altering the meaning of the wordlines by adding inverters in their paths between the DECODER array and ROM array as shown in U.S. Patent No. 4,032,894.

An example of a PLA which includes an inverter to alter the meaning of a wordline is shown in FIG. 2. Common

30 elements in FIGS. 1 and 2 have the same identifying names and numerals. The PLA of FIG. 2 includes inverter 20 to process the binary signal emanating from DECODER array 11 on DECODER wordline 1a before the binary signal enters ROM array 12 on ROM wordline 1b. Thus in FIG. 1, wordline 1

35 remains precharged (logic HI) when the combination of input signals is 101x. The inclusion of inverter 20 in FIG. 2 means that in the PLA of FIG. 2 ROM wordline 1b is

- 10 -

deselected (logic LOW) by input signal combination 10lx and selected (logic HI) by the absence of input signal combination 10lx. Note also that in contrast to the PLA of FIG. 1, p-channel transistor 38 of FIG. 2, which is a precharging transistor, precharges DECODER wordline 1a of FIG. 2.

In a particular embodiment of the present invention combinatorial logic element is placed between the DECODER array and the ROM array of a PLA in order to implement IF, THEN, or ELSE. statements.

As an example of the invention, FIG. 3 schematically shows a PLA which implements a CASE statement. The PLA of FIG. 3 comprises a first logic array 401 (DECODER) and a second logic array 402 (ROM). Illustratively, the arrays of FIG. 3 are formed using the same type of logic as the arrays of FIGS. 1 and 2. PLA binary input signals  $S_1$  through  $S_n$  enter array 401 on input lines 1 through  $n$  (where  $n$  is an integer), and PLA binary output signals  $N_1$  through  $N_m$  emanate from array 402 on output lines 1 through  $m$ . Binary signals emanate from array 401 on first plurality of wordlines 41a through 45a. Binary signals enter array 402 on second plurality of wordlines 41b through 46b. In this embodiment, lines 41b through 45b are identical with lines 41a through 45a, respectively, but in some instances it is feasible to interpose combinatorial logic elements between the two sets of lines. In addition, there is provided an additional wordline 46b which emanates from a combinatorial logic element in the form of a plural NOR gate 49.

Wordlines 41b through 45b implement statements of the IF, THEN type. If the PLA of FIG. 3 is implemented using logic of the type shown in FIGS. 1 and 2, at least one of wordlines, 41b through 45b, remains precharged (logic HI) for a given preselected combination of input signals and everyone of the wordlines is discharged (logic LOW) if a combination of input signals other than one of

- 11 -

the given preselected combination of input signals is present, thereby implementing the IF, THEN, portion of the CASE statement. Thus, wordlines 41b-45b are labeled THEN wordlines in FIG. 3. If a given combination of input signals does not correspond to any of the preselected combinations of input signals associated with wordlines 41b through 45b, all are discharged. In this case all of the input signals to plural input NOR gate 49 are logic LOW and wordline 46b is selected (logic HI), thereby resulting in a unique combination of PLA output signals corresponding to the selection of wordline 46b. This successfully implements the ELSE portion of the CASE statement. Thus, additional wordline 46b is labeled an "ELSE" wordline in FIG. 3.

In many control applications it is desirable to have a PLA which implements an ELSE statement for a series of combinations of input signals known as test conditions only if another, mutually exclusive, combination of input signals known as the state is also present. Such a Boolean function is implemented by the PLA schematically illustrated in FIG. 4, in accordance with another illustrative embodiment of the invention.

The PLA of FIG. 4 comprises DECODER array 61 and ROM array 62. Illustratively, the arrays of FIG. 4 are formed using the same type of logic as the arrays of FIGS. 1 and 2. In the PLA of FIG. 4, input signals  $S_1$  through  $S_n$  enter array 61 on input lines 1 through  $n$ . Output signals  $N_1$  through  $N_m$  emanate from array 62 on output lines 1 through  $m$ . DECODER wordlines 51 through 56 emanate from DECODER array 61 and ROM wordlines 71 through 76 enter ROM 62. Combinatorial logic elements A and B of FIG. 4 are adapted to process binary signals which emanate from the DECODER array on wordlines 51-56 before entering the ROM array on wordlines 71-76. The signal on DECODER wordline 51 responds when a preselected combination of binary input signals known as the "state" is present on a first group of PLA input lines (e.g., Group I of FIG. 4).



- 12 -

The signals on wordlines 52-56 each respond to the presence, on a second group of PLA input lines (e.g., Group II of FIG. 4), of a given preselected combination of binary input signals known as a test condition. Note that  
5 in the illustrative embodiment of the invention shown in FIG. 4 the two groups of input lines are mutually exclusive. Through the use of combinatorial logic element A, which illustratively comprises AND gates, each of ROM wordlines 71 through 75 responds to the presence of  
10 the state and a given one of the test conditions. If the state is present and none of the test conditions are present, combinatorial logic element B, which comprises multiple input NOR gate 81 and AND gate 82, causes the signal on ROM wordline 76 to respond, thereby implementing  
15 a single ELSE. Note, in the illustrative embodiment of the invention shown in FIG. 4 the presence of the state is detected in all cases which result in a meaningful PLA output. Thus the illustrative PLA shown in FIG. 4 implements a CASE statement for the test conditions only if  
20 the state is present. That is, if the state is present, wordlines 71-75 implement a series of IF, THENS for the test conditions and wordline 76 implements an ELSE. In an alternative embodiment of the invention, an inverter can be placed on wordline 51 of FIG. 4 in order to implement a  
25 CASE statement for the test conditions if the state is absent.

The illustrative embodiment of the invention shown in FIG. 4 can be viewed from another point of view. The binary signal on each of wordlines 71 through 76 is  
30 dependent on the binary signal on at least two of wordlines 51 through 56. Thus, for example, the binary signal on wordline 71 is dependent in a first way on the binary signals on wordlines 51 and 52; and the binary signal on wordline 76 is dependent in a second way on the  
35 binary signals on wordlines 51 and 52 in addition to being dependent on the binary signals on wordlines 53 through 56. Thus, in FIG. 4, the signal on wordline 71 is LOGIC HI if



- 13 -

the signal on wordlines 51 and 52 are both LOGIC HI, and the signal on wordline 76 is LOGIC HI if the signal on wordline 51 is LOGIC HI and the signals on wordlines 52-56 are LOGIC LOW.

5           Finally, it is to be understood that the above-described structures and arrangements are only illustrative of the present invention. In accordance with these principles, numerous structural configurations may be devised by those skilled in the art without departing from  
10 the spirit and scope of the invention. For example, the same test condition can be combined with a plurality of different states and the presence or absence of these combinations can be detected.

          Furthermore, PLAs implementing Boolean functions  
15 in accordance with the principles of the present invention can be formed from psuedo NMOS logic as shown in FIGS. 1 and 2 or from other types of logic such as TTL, CMOS, and ECL.



- 14 -

Claims

1. Apparatus including a programmed logic array for processing binary input signals to produce binary output signals comprising:

5 a first logic array (401) having a plurality of input lines for receiving said binary input signals;

a second logic array (402) having a plurality of output lines on which the binary output signals emanate;

10 a first plurality of intermediate wordlines (41a-45a) which emanate from the first array;

a second plurality of wordlines (41b-45b), operably connected to the first plurality of intermediate wordlines, which enter into the second array; and

CHARACTERIZED IN THAT

15 the apparatus further comprises:

a combinatorial logic element (49) responsive to binary signals emanating from the first logic array on the first plurality of wordlines (41a-45a), which processes the binary signals so that the programmed logic array can  
20 implement an ELSE statement.

2. Apparatus in accordance with claim 1 comprising:

a plurality of mutually exclusive groups of input lines (Group 1, Group 2);

25 CHARACTERIZED IN THAT

the combinatorial logic element (B) is adapted so that an ELSE statement can be implemented for at least one of the groups of the input lines.

3. Apparatus in accordance with claim 2 in which  
30 the plurality of groups consists of

first and second mutually exclusive groups of input lines;

CHARACTERIZED IN THAT

35 the combinatorial logic element is adapted such that the programmed logic array can implement the ELSE statement for combinations of input signals present on the first group of input lines when and only when the any one of a







- 15 -



preselected set of combinations of input signals is also present on the second group of input lines.



FIG. 1  
(PRIOR ART)








# INTERNATIONAL SEARCH REPORT

International Application No PCT/US82/01080

<b>I. CLASSIFICATION OF SUBJECT MATTER</b> (if several classification symbols apply, indicate all) <sup>3</sup>		
According to International Patent Classification (IPC) or to both National Classification and IPC INT. CL. <sup>3</sup> H03K 19/177, 19/096; G06F 9/00 U.S. CL. 307/465, 469; 364/716		
<b>II. FIELDS SEARCHED</b>		
Minimum Documentation Searched <sup>4</sup>		
Classification System	Classification Symbols	
U.S.	307/463, 465, 468-469, 471 364/716	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched <sup>5</sup>		
<b>III. DOCUMENTS CONSIDERED TO BE RELEVANT</b> <sup>14</sup>		
Category *	Citation of Document, <sup>16</sup> with indication, where appropriate, of the relevant passages <sup>17</sup>	Relevant to Claim No. <sup>18</sup>
A	US, A, 3,943,377 Published 09 March 1976, see Figures 8-10, SUZUKI.	
A	US, A, 4,032,894 published 28 June 1977, WILLIAMS.	
A	US, A, 4,084,152 published 11 April 1978, LONG et al.	
A	US, A, 4,123,669 published 31 October 1978, DEVINE et al.	
A	US, A, 4,208,728 published 17 June 1980, see Figures 2-4, BLAHUT et al.	
A	US, A, 4,233,667 published 11 November 1980, DEVINE et al.	
A	N, IBM Technical Disclosure Bulletin, Volume 19, No. 2, issued 1976 July (Armonk, New York), N.F. Brickman et al, 'Programmable Logic Array Enhancement', see page 583.	
CONTINUED		
<p>* Special categories of cited documents: <sup>15</sup></p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&amp;" document member of the same patent family</p>		
<b>IV. CERTIFICATION</b>		
Date of the Actual Completion of the International Search <sup>2</sup>	Date of Mailing of this International Search Report <sup>2</sup>	
23 NOVEMBER 1982	01 DEC 1982	
International Searching Authority <sup>1</sup>	Signature of Authorized Officer <sup>2</sup>	
ISA/US	 Larry N. Anagnos	

## FURTHER INFORMATION CONTINUED FROM THE SECOND SHEET

A N, IBM Technical Disclosure Bulletin,  
Volume 23, No. 7B, issued 1980  
December (Armonk, New York), D. PRICE  
et al, 'Exclusive OR PLA And Array',  
see pages 3270-3271.

V.  OBSERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE <sup>10</sup>

This international search report has not been established in respect of certain claims under Article 17(2) (a) for the following reasons:

1.  Claim numbers ..... because they relate to subject matter <sup>12</sup> not required to be searched by this Authority, namely:

2.  Claim numbers ..... because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out <sup>13</sup>, specifically:

VI.  OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING <sup>11</sup>

This International Searching Authority found multiple inventions in this international application as follows:

1.  As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims of the international application.

2.  As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims of the international application for which fees were paid, specifically claims:

3.  No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claim numbers:

4.  As all searchable claims could be searched without effort justifying an additional fee, the International Searching Authority did not invite payment of any additional fee.

Remark on Protest

- The additional search fees were accompanied by applicant's protest.  
 No protest accompanied the payment of additional search fees.