(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 27 December 2001 (27.12.2001)

(51) International Patent Classification7:

(10) International Publication Number WO 01/98893 A1

9/355, 9/38, 9/345

G06F 9/312,

(21) International Application Number: PCT/US01/09298

(22) International Filing Date: 22 March 2001 (22.03.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 09/596,321 19 June 2000 (19.06.2000)

- (71) Applicant: KONINKLIJKE PHILIPS ELECTRON-ICS NV [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (71) Applicant (for AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR only): PHILIPS ELECTRONICS NORTH AMERICA CORPORA-TION [US/US]; 1000 West Maude Avenue, Sunnyvale, CA 94086-2810 (US).


- (72) Inventor: DUBOC, Jean, François; 2893, Moyenne Corniche des Pugets, F-06700 Saint Laurent du Var (FR).
- (74) Agents: STINEBRUNER, Scott, A. et al.; Wood, Herron & Evans, LLP, 2700 Carew Tower, Cincinnati, OH 45202
- (81) Designated States (national): CN, JP, KR.
- (84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: GENERATION OF MEMORY ADDRESSES UTILIZING SCHEME REGISTERS



(57) Abstract: An circuit arrangement and method utilize scheme registers (50) to select among a plurality of indirect address registers (44) from which to retrieve a stored memory address. Rather than identifying within an instruction the location of a particular indirect address register (44) within which is stored an address to be used during processing of the instruction, the instruction specifies the location of a scheme register (50) that identifies which of a plurality of available indirect address registers (44) should be accessed to retrieve a stored address. Scheme registers (50) may be used, for example, in digital signal processing applications to efficiently encode multiple independent addresses within a DSP instruction. Furthermore, while no additional information other than that which identifies an indirect address register (44) may be stored in a scheme register (50), it may also be possible to store additional information such as post-modification and/or access type information such that independent post-modification and type of access may be specified for different independently-generated addresses.



GENERATION OF MEMORY ADDRESSES UTILIZING SCHEME REGISTERS

5

Field of the Invention

The invention is generally related to electronic circuit arrangements and integrated circuits incorporating the same, and in particular to address generation logic used to generate addresses for accessing a memory space.

10

15

20

25

Background of the Invention

As semiconductor fabrication technology advances, designers of integrated circuits are able to integrate more and more functions into a single integrated circuit device, or chip. As such, electronic designs that once required several integrated circuits electrically coupled to one another on a circuit board or module may now be integrated into a single integrated circuit, thereby increasing performance and reducing cost.

One function that has been migrated from discrete circuits to integrated circuits is digital signal processing, which is generally the application of mathematical operations to digitally represented signals. Digital signal processing is utilized in a number of applications, such as to implement filters for audio and/or video signals, to decode information from communications signals such as in wireless or other cellular networks, etc.

Semiconductor fabrication technology has advanced to the point where the logic circuitry that carries out digital signal processing may be carried out by dedicated digital signal processors that execute software programs, referred to herein as DSP programs, to implement specialized DSP algorithms. Moreover, digital signal processors may be embedded in integrated circuits, or chips, with additional logic circuitry to further provide improvements in performance while lowering costs.

WO 01/98893

Many digital signal processing tasks are characterized by a need to quickly perform repetitive, but relatively simple, mathematical calculations on a large amount of digital data. Multiply-Accumulate (MAC) operations, for example, perform multiplication of two operands and add the result to a running accumulator, and can often be implemented in hardware logic to be performed in a single clock cycle. Multiple MAC units may even be provided so that multiple MAC operations can occur within any given clock cycle. However, some complex filtering operations may require hundreds or thousands of MAC operations to be performed just to calculate one output value at a single point in time.

10

5

Given the repetitive nature of many DSP operations, the speed that input data can be retrieved from memory by a digital signal processor, as well as that output data can be written back into memory after being processed (often referred to as memory bandwidth), often has a significant impact on the overall performance of a DSP system.

15

20

One manner of increasing memory bandwidth is to utilize multiple communication paths, or buses, to communicate different types of data with a digital signal processor. As an example, a number of conventional DSP designs separate DSP program data and signal data into separate memory spaces, such that separately-accessible program and data memories are used to store DSP program instructions and signal data. Furthermore, digital signal data may be partitioned into multiple memory spaces (often referred to as "X" and "Y" memory spaces) so that multiple data points can be transferred to or from a given memory at a time. Multiple ports, or access paths, into a memory may also be provided, such that multiple access operations can occur in parallel within a given memory.

25

As an example, a number of conventional DSP designs incorporate dual MAC units, and as such, require four paths into a data memory space (two each in the "X" and "Y" memory spaces) to maintain maximum efficiency. To access four memory locations per cycle, therefore, four addresses must be generated and output to memory in each access cycle.

30

While generating four addresses typically does not present a significant problem from a circuitry standpoint, encoding four addresses within a processor

- 3 -

instruction such as a DSP instruction presents a comparatively greater concern. DSP instructions, like most processor instructions, typically include an opcode field that specifies the type of instruction, and often the addressing mode to be used by the instruction, as well as one or more operand fields that identify either the data to be processed or where such data is located. Since the number of bits required to encode DSP instructions affects the number of instructions available in an instruction set, the width of the interconnects, logic units, and registers that are required to process those instructions, and the size of the program memory space, it is highly desirable to minimize the number of bits required to encode addresses in any given DSP instruction.

5

10

15

20

25

30

In a number of conventional DSP designs that incorporate dual MAC units, for example, 32-bit instructions are used. For dual MAC operations, 14 bits of a MAC instruction are allocated to opcodes (7 bits for each MAC unit), leaving a total of 18 bits (9 bits for each MAC unit) to specify the locations of the four operands and where to store the results.

Typically, to minimize the number of required bits to encode addresses, a form of indirect addressing is used, where a bank of separate indirect address registers are preloaded with the desired addresses of operands, and where a MAC instruction specifies the locations of one or more indirect address registers from the bank from which to load the desired addresses. Also, it is often desirable to support address post-modification, where the addresses stored in indirect address registers are automatically modified (e.g., incremented or decremented by a fixed value) after the addresses are output from the registers.

Despite the use of indirect addressing, and in part due to the need to support enhancements such as post-modification, it is often not feasible to support the encoding of four independent addresses within a given DSP instruction. As a consequence, a technique known as address correlation is often used, where only two addresses are independently encoded and generated, with the remaining two addresses being generated by modifying the encoded addresses (e.g., by adding fixed offsets to the encoded addresses).

-4-

As an example, one of the aforementioned conventional DSP designs utilizes indirect-address MAC instructions having the following syntax:

MAC
$$(r_i)$$
+postmod, (r_i) +postmod, $a_m \parallel$ MAC $(r_i \sim)$, $(r_i \sim)$, $a_n \parallel$

5

where (r_i) and (r_j) are specify indirect addressing via selected indirect address registers r_i and r_j , postmod specifies the post-modification to apply to each stored address, a_m and a_n specify the accumulators to add the results to, and $(r_i\sim)$ and $(r_j\sim)$ specify the correlated addresses.

The above MAC instruction is encoded in a 32-bit instruction as shown in Table I below:

Table I: Conventional Dual MAC Instruction Encoding (Indirect Addressing)

15

20

Field	Bits (per MAC)	Total Bits
MAC opcode	7	14
Destination accumulator (4 available)	2	4
r _i indirect address register (4 available)	2	2
r _j indirect address register (4 available)	2	2
r _i post-modification (7 types)	3	3
r _j post-modification (7 types)	3	3
r _i modification for X correlated addr (4 types)	2	2
r _j modification for Y correlated addr (4 types)	2	2

25

Other types of instructions may also use the aforementioned techniques to generate four addresses in a given cycle. A number of drawbacks, however, exist with respect to the use of such techniques.

30

First, the use of correlated addressing significantly limits the data organization inside the data memory space, since the data needs to be carefully organized to ensure that the data addressed via the correlated addresses is arranged in appropriate offsets

- 5 -

from the data addressed via the encoded addresses. Often, hand optimization of program code is also required to minimize the number of processor cycles lost to inefficient data transfer.

Second, the aforementioned techniques typically only support either all reads or all writes to the independent and correlated addresses. Non-standard combinations such as 3 reads and 1 write, 3 writes and 1 read, etc., are typically not supported. As a consequence, if any such combinations are required, multiple instructions are typically required to process such combinations serially instead of in parallel. In addition to slower processing due to the need for additional instructions, valuable memory bandwidth is underutilized at times, thereby reducing the throughput of the processor below its maximum operating efficiency.

Therefore, a significant need continues to exist in the art for a manner of minimizing the number of bits required to generate and access multiple memory addresses with a processor instruction.

10

5

-6-

5

10

15

20

25

30

Summary of the Invention

The invention addresses these and other problems associated with the prior art by providing a circuit arrangement and method that utilize "scheme" registers to select among a plurality of indirect address registers from which to retrieve a stored memory address. As such, rather than identifying within an instruction the location of a particular indirect address register within which is stored an address to be used during processing of the instruction, an instruction may specify the location of a scheme register that identifies which of a plurality of available indirect address registers should be accessed to retrieve a stored address. The second level of indirection provided by scheme registers provides significantly greater flexibility in terms of generating multiple independent addresses with a minimal number of bits in an instruction.

For example, while the invention is not limited solely to digital signal processing applications, the invention does provide in such applications the ability to efficiently encode multiple independent addresses within a given DSP instruction. For a dual MAC application, as an example, four independent addresses may be generated by storing the four addresses in separate indirect address registers, and then identifying the four different indirect address registers within four different scheme registers, such that the four independent addresses may be retrieved by identifying the four scheme registers.

In addition, while a scheme register consistent with the invention may store nothing more than a location or identification of an indirect address register to be used to generate an address, in some embodiments additional information may be stored within a scheme register to provide enhanced functionality, and further maximize the efficiency of processor instructions. For example, it may be desirable to store post-modification information in a scheme register such that independent post-modification operations may be performed on each independently-generated address. Furthermore, it may be desirable to store access type information within a scheme register, e.g., specifying whether an operation is a read or write operation, such that separate types of accesses may be performed with each separate independently-generated address.

-7-

Therefore, consistent with one aspect of the invention, a circuit arrangement is provided, including a plurality of indirect address registers, each configured to store an address pointer, and a plurality of scheme registers, each configured to store an indirect address register selector that selects a selected indirect address register from the plurality of indirect address registers. The circuit arrangement further includes address generation logic that is configured to, in response to an instruction that selects a selected scheme register from the plurality of scheme registers, generate a memory address for use in accessing a memory from the address pointer stored in the selected indirect address register selected by the indirect address register selector stored in the selected scheme register.

5

10

15

20

Consistent with another aspect of the invention, a method of accessing a memory is provided. The method includes receiving an instruction that selects a selected scheme register from a plurality of scheme registers, accessing the selected scheme register to obtain an indirect address register selector that selects a selected indirect address register from a plurality of indirect address registers, accessing the selected indirect address register to obtain an address pointer stored therein, and accessing a memory using the address pointer.

These and other advantages and features, which characterize the invention, are set forth in the claims annexed hereto and forming a further part hereof. However, for a better understanding of the invention, and of the advantages and objectives attained through its use, reference should be made to the Drawings, and to the accompanying descriptive matter, in which there is described exemplary embodiments of the invention.

- 8 -

Brief Description of the Drawings

FIGURE 1 is a block diagram of a digital signal processor (DSP) circuit arrangement consistent with the invention.

FIGURE 2 is a block diagram of the principal components used for address generation in the DSP circuit arrangement of Fig. 1.

5

FIGURE 3 is a block diagram of the registers and control inputs utilized in initializing such registers in the address generation unit in the DSP circuit arrangement of Fig. 2.

FIGURE 4 is a block diagram of one of the data address generators in the address generation unit of Fig. 3.

FIGURE 5 illustrates an exemplary configuration of a scheme register in the data address generator of Fig. 4.

FIGURE 6 illustrates an exemplary DSP instruction format for use in the DSP circuit arrangement of Fig. 1.

FIGURE 7 illustrates an exemplary indirect memory access performed by the DSP circuit arrangement of Fig. 1.

-9-

5

10

15

20

25

30

Detailed Description

The herein described embodiments utilize scheme registers to minimize the number of bits required to generate multiple independent addresses using a processor instruction. A scheme register consistent with the invention is utilized to store an addressing "scheme" or law to be used by an address generator in generating one or more addresses. Included within a scheme register is typically a selector that identifies one of a plurality of available indirect address registers from which an indirect address pointer may be retrieved for use in generating an address (which may or may not be subsequently modified prior to accessing a memory with the address). In addition, a scheme register may optionally incorporate additional information related to an addressing scheme, including, for example, post-modification information (e.g., identifying step information or a step register within which such information is stored and/or identifying modulus information or a modulo register within which such information is stored) and/or access type information (e.g., read or write, among other possible access types). Other information pertinent to an addressing scheme may also be stored in a scheme register consistent with the invention.

The discussion hereinafter will focus on one particular application of the invention in the encoding of multiple addresses into an instruction for the purposes of generating multiple independent addresses for use in performing parallel memory accesses in a DSP environment. In particular, the discussion hereinafter focuses on the generation of four independent addresses for use in performing four parallel accesses to X and Y data memories in a DSP processor. It will be appreciated, however, that the invention is not limited to this particular application, and as such, other environments, including both DSP and non-DSP environments (e.g., classical microprocessing environments) may utilize the unique addressing schemes described herein consistent with the invention.

Turning to the Drawings, wherein like numbers denote like parts throughout the several views, Fig. 1 illustrates a circuit arrangement 10 consistent with the invention. In the illustrated implementation, circuit arrangement 10 is disposed on a single integrated circuit device, or chip, although various components in circuit

arrangement 10 may also be implemented on separate chips in other embodiments. Circuit arrangement 10 includes a digital signal processor (DSP) 12 interfaced with a data memory 14 via a data bus interface 16. Data memory 16 may be partitioned into one or more data spaces, e.g., X and Y data spaces 18, 20 as shown in Fig. 1, and as will become more apparent below, each data space 18, 20 includes two separate memory paths, or ports, which permit parallel access of two memory locations in each data space (typically denoted as X1 and X2 for the X data space, and denoted as Y1 and Y2 for the Y data space).

5

10

15

20

25

30

DSP 12 is also provided with interfaces to additional memory devices. Program code, for example, is stored in a program memory 22 coupled to DSP 12 via an interface 24. External connectivity to the DSP 12 is provided by an external device interface 26 interfaced to DSP 12 via interface 28. External device interface provides an interface to one or more external devices, identified at 30. The external devices may be disposed on the same integrated circuit, or may be external to the circuit and in electrical communication therewith. Examples of types of external devices that may be accessed in this manner include analog to digital or digital to analog converters working at low frequency versus DSP frequency, debug ports, chip configuration registers which are read or written during the chip initialization phase, communication ports (serial or parallel) to a host computer or any other hardware resource that does not require a high frequency.

Each of interfaces 16, 24 and 28 typically includes termination points to couple to the respective buses, as well as appropriate buffer and control logic to implement the necessary interface with the appropriate bus.

It will be appreciated that circuit arrangement 10 is but one of many possible environments for the utilization of scheme registers consistent with the invention. Therefore, the invention is not limited to the particular environment discussed herein. As but one example, the invention may be used in generating memory addresses used to access practically any type of memory, including memories implemented with non-volatile and volatile solid state memory devices, memories implemented with mass storage devices, memories incorporated onto the same integrated circuit device or external to circuit arrangement 10. Moreover, multiple memory addresses may be

- 11 -

generated for use within the same memory space or partition, or within different memory spaces or partitions. Further, a memory may be considered to incorporate any number of physical devices, as well as any combination of memory levels in a multi-level memory hierarchy. Other forms of memory access suitable for use in connection with the invention will be apparent to one of ordinary skill in the art having the benefit of the instant disclosure.

5

10

15

20

25

30

Moreover, it will also be appreciated that circuit arrangement 10 is typically implemented on one or more integrated circuit devices, or chips, and that such integrated circuit devices are typically designed and fabricated using one or more computer data files, referred to herein as hardware definition programs, that define at various levels of detail the functionality and/or layout of the circuit arrangements on the devices. The programs are typically generated by a design tool and are subsequently used for simulation and/or during manufacturing to create the layout masks that define the circuit arrangements applied to a semiconductor wafer. Typically, the programs are provided in a predefined format using a hardware definition language (HDL) such as VHDL, Verilog, EDIF, etc. Thus, while the invention has and hereinafter will be described in the context of circuit arrangements implemented in fully functioning integrated circuit devices and data processing systems utilizing such devices, those of ordinary skill in the art having the benefit of the instant disclosure will appreciate that circuit arrangements consistent with the invention are capable of being distributed as program products in a variety of forms, and that the invention applies equally regardless of the particular type of signal bearing media used to actually carry out the distribution. Examples of signal bearing media include but are not limited to recordable type media such as volatile and non-volatile memory devices, floppy disks, hard disk drives, CD-ROM's, and DVD's, (among others), and transmission type media such as digital and analog communications links.

The principle components involved in address generation in circuit arrangement 10 are illustrated in greater detail in Fig. 2. In particular, DSP 12 is illustrated as including a control unit 32 with an instruction decoder 34 configured to receive instructions from program memory 22. In response to a decoded instruction,

- 12 -

5

10

15

20

25

30

decoder 34 generates control signals to manipulate a complex of computation units and registers 36, among which include a dual Multiply-Accumulate (MAC) unit 38. The computation units and registers are coupled to the X and Y memory spaces 18, 20 through a plurality of memory buses, X1, X2, Y1 and Y2. The data lines of each of the memory buses are coupled between block 36 and each of the X and Y memory spaces 18, 20, typically using bi-directional lines, or alternatively, using pairs of mono-directional lines. The address lines for each of the memory buses are driven by an address generation unit 40, which is under the control of control unit 32. To provide the ability to generate four independent addresses, a plurality of data address generators (DAG) 42 are provided within address generation unit 40. In response to appropriate control signals from instruction decoder 34, one or more of the DAG 42 are controlled to output addresses over the X1, X2, Y1 and/or Y2 memory buses.

Address generation unit 40 typically supports multiple addressing modes, including a form of indirect addressing mode that utilizes scheme registers consistent with the invention. In addition, address generation unit 40 typically supports a number of additional, conventional addressing modes, e.g., direct addressing, indirect addressing (without the use of scheme registers), immediate addressing, etc. Moreover, address generation unit 40 is typically configured to additional enhancements to the aforementioned addressing modes, including functions such as post-modification, bit reverse and modulus functions. It will be appreciated that other address generation features may also be supported in address generation unit 40, including, for example, indexed addressing mode, stack addressing mode, etc. Given, however, that the configuration of an address generation unit (as well as other logic circuitry associated with address generation, e.g., instruction decoders) for the purpose of supporting such conventional addressing modes and enhanced functions is well known in the art, further details regarding the implementation of such conventional addressing modes and enhanced functions in circuit arrangement 10 are not provided herein. As an example, such addressing modes and features are implemented in DSP architectures such as the PalmDSPCore architecture from DSP Group, Inc., the use and configuration of which is well known in the art.

- 13 -

Fig. 3 illustrates the principle registers implemented within address generation unit 40 to implement the various addressing modes supported by DSP 12. In particular, each DAG 42 includes a set of indirect address registers 44, a set of step registers 46, a set of modulo registers 48 and a set of scheme registers 50. In addition, a min/max register (MIXP) register 52 is also provided in address generation unit 40, and is utilized to indicate the address of a new minimum or maximum instruction executed by the DSP. The use and configuration of a min/max register 52 is well known in the art, and thus, the implementation of such functionality in unit 40 will not be discussed in any further detail herein.

5

10

15

20

25

30

In the illustrated embodiment, each DAG 42 includes four each of the indirect address registers 44 (R0..3), step registers 46 (S0..3), modulo registers 48 (M0..3) and scheme registers 50 (SR0..3), thereby providing a total of 16 of each such register type. Each DAG 42 is also configured to output an appropriate address over address lines of a bus, as well as a READ or WRITE signal (e.g., RX1 and WX1 for the X1 memory bus).

Further in the illustrated embodiment, each register is separately accessible by the instruction decoder through a series of control signals 54. With 65 total registers, a total of seven bits are required to separately address each register in the address generation unit. Therefore, to provide an interface between the instruction decoder and the address generation unit, a REGISTER NUMBER signal of 7-bits in width is provided to the address generation unit to select one of the 65 available registers. Reading the contents of a register or writing new contents to a register are controlled via READ and WRITE signals, with the contents of a register in response to a read access provided over an OUTPUT bus, and with new data written into a register during a write access provided over an INPUT bus. Address generation unit 40 is also configured to receive a CLOCK signal to synchronize the various control signals and permit the instruction decoder to control address generation unit 40.

Each register 44, 46, 48 and 50 can have any number of varying widths. Typically, each indirect address register 44 has a width equal to the size of the memory space. As an example, the illustrated embodiment may utilize a 64KB memory space (32KB for each of the X and Y memory spaces, with two independent

- 14 -

banks provided within each memory space to support two concurrent accesses per memory space), whereby each register 44 is typically 16-bits in width.

Each modulo register 48 also typically includes a width equal to twice the size of the memory space so that a modulo address and buffer size may be stored therein. Also, for a 64K memory space, each step register 46 and scheme register 50 may also be 16-bits in width; however, in many instances, 16-bits of information will not be required, and as such, each of these registers may be smaller in width to conserve the space occupied by the circuit arrangement on an integrated circuit device.

5

10

15

20

25

30

To initialize any of registers 44-50, typically a register is selected via its unique register number by asserting the unique register number on the REGISTER NUMBER control lines. Data to write into the selected register is asserted on the INPUT lines. Then, when the WRITE signal is asserted, the asserted data is written into the selected register on the next clock cycle. Reading the contents of a register is performed via a complementary operation utilizing the OUTPUT lines and READ signal in association with the REGISTER NUMBER lines.

Fig. 4 illustrates an exemplary implementation of one of DAG's 42 in greater detail. DAG 42 of Fig. 4 is illustrated as being responsive to an instruction signal (INST) and a control signal (CTRL) output by the instruction decoder. DAG 42 is also illustrated as outputting an address signal (ADDR). Additional control signals, which are not particularly material to the additional indirect addressing mode specifically described herein, have been omitted for clarity.

The indirect address registers 44, which store indirect address pointers, are coupled to a multiplexer 60 controlled via a decoder 62. Step registers 46 are likewise coupled to a multiplexer 64 under the control of a decoder 66. The output of a selected indirect address pointer is therefore provided by multiplexer 60 based upon the control signals applied by decoder 62, thereby generating the output address ADDR. For the purpose of post-modification, the output address is also provided to a summer 68 that receives a selected offset stored in one of the step registers 46 and selected via multiplexer 64 and decoder 66. Each step register may include, for example, a NULL value (representing no post-modification), a positive offset or a negative offset. The output of summer 68 is the sum of the output address and the

5

10

15

20

25

30

contents of the selected step register, which is passed to modulus register logic 70 to perform an optional modulus calculation (if such a mode is selected for the current instruction). Each of the modulo registers 48 is implemented within modulus register logic 70, with the logic being utilized to "roll over" the address once the address exceeds a predetermined maximum address.

Modulus addressing, which is well understood in the art, generally implements a circular buffer in the memory space. Any number of known modulus algorithms may be used in the illustrated embodiment. For example, it may be desirable to store within a modulus register both a starting address and a length representing the size of the circular buffer to be implemented. The modulus register logic would then compare the output of summer 68 with the sum of the starting address and length. If the output of summer 68 is less than the sum, the output is passed unchanged from logic 70. Otherwise, the starting address specified in the selected modulo register is output as the result of logic 70. Other modulus addressing schemes may also be used in the alternative, and modulus addressing may also be omitted in some embodiments. Furthermore, the implementation of different modulus algorithms in an address generation unit is well within the abilities of one of ordinary skill in the art having the benefit of the instant disclosure, and thus will not be discussed further herein.

The output of logic 70 is provided back to the indirect address registers 44 such that the modifications made to the output address are saved in the currently-selected indirect address register to post-modify the stored address pointer.

As discussed above, two different indirect addressing modes are supported by each DAG 42. A first indirect addressing mode does not utilize the scheme registers, but rather utilizes information encoded within an instruction to select an indirect address register, and optionally, a step register. In a second addressing mode, the scheme registers 50 are utilized to select each of an indirect address register and a step register based upon the contents of a selected register select register. Which of these modes is used is controlled via a pair of selectors 72 and 74, which control the selection of the indirect address registers and step registers via decoders 62 and 66.

Selector 72 receives as input the INST signal from the instruction decoder, as well as an additional input received from a multiplexer 76 under the control of a

- 16 -

decoder 78. Multiplexer 76 is configured to receive the contents of the scheme registers 50 and output the contents of one of such registers to selector 72.

5

10

15

20

25

30

Depending on which indirect addressing mode is used (as encoded into the current instruction), the CTRL signal is selectively asserted or deasserted to control selector 72 to select either the instruction decoding information provided in the INST signal from the instruction decoder or the output of a scheme register as the control signal for selecting one of the indirect address registers used to generate the output address for the DAG. The CTRL signal is also used to control selector 74 to output either the step register selection information generated in an instruction in the first indirect addressing mode, and provided by the INST signal, or alternatively, step register selection information stored in a scheme register, to decoder 66 for selection of an appropriate step register.

Thus, it may be seen that, depending on the indirect addressing mode selected, either the content of a selected scheme register or the content of an instruction is used to select each of an indirect address register and a step register for use in generating and post-modifying an output address consistent with the invention.

Fig. 5, for example, illustrates an exemplary format for a scheme register 50 from the set of such registers in DAG 42 of Fig. 4. In the illustrated implementation, register 50 may be implemented using as few as 5 bits, or additional bits may be provided but set to null if unused. Two bits select an indirect address register (r_i) among the four available, with an additional 2 bits selecting one of four step registers (s_i). The fifth bit is used to select an access type, in this case, a READ or WRITE operation. In the second indirect addressing mode, the contents of the access type bit are used to selectively drive either of the READ or WRITE signals onto the appropriate address bus.

It will be appreciated that a wide variety of alternate formats may be utilized in each scheme register consistent with the invention. For example, when a different number of available registers are provided for any given type, a different number of bits may be allocated for selecting any of such registers (e.g., three bits to select among as many as eight indirect address registers). Moreover, in some implementations, no step register selection field may be required, or step information

may be directly stored in a scheme register, rather than identifying a separate step register. In still other implementations, additional access type information may be stored, e.g., to select different priority accesses, etc., whereby the access type field may comprise additional bits. In other embodiments, no access type field may be used. Additional information, e.g., bit reverse information, modulus information (e.g., a modulo register selector, or modulus address and/or size information), etc., may also be provided in each scheme register in some implementations.

5

10

15

20

25

30

With the configuration illustrated in Figs. 1-5, an extremely efficient and compact indirect addressing scheme may be utilized to generate four independent addresses with a minimal number of bits in an instruction. As an example, Fig. 6 illustrates an exemplary instruction syntax 82 suitable for implementing a dual MAC instruction. Other instructions that may require the generation of four independent addresses may incorporate a similar format.

As shown in Fig. 6, selection of four scheme registers may be specified with only 8 bits, two for each memory bus to select among the four available scheme registers allocated to such bus. In addition, with an additional 2 bits each to specify result accumulators, it may be seen that the operands for a dual MAC or like instruction may be specified with only twelve bits, leaving, for example, 20 full bits in a 32-bit instruction for the opcodes and other required information.

It will be appreciated that a wide variety of alternate instruction formats may be used, and therefore, the invention is not limited to the particular format described herein.

To utilize the second addressing mode in a DSP algorithm, typically a DSP program is required to initialize the appropriate indirect address registers, step registers, and scheme registers necessary to implement the desired functionality. Such initialization is performed using the interface described above in connection with Fig. 3. Then, when it is desirable to perform memory accesses using the scheme register indirect addressing mode, instructions providing the selection of the scheme registers for each memory bus are provided.

One significant advantage of the use of scheme registers in the manner described herein results from one of the most notable characteristics of signal

- 18 -

processing: the regularity. In particular, data ordering in a memory is typically always the same, and in many instances the four addresses required in such an addressing mode are needed in a loop where performance requirements are at a maximum and any lost cycles are important. Also, in a signal processing loop, a processor typically accesses a data array with a regular addressing law. The use of scheme registers essentially enables this law to be programmed into a scheme register at the beginning of a loop such that during the loop execution, the program code is not required to provide information such as access type and/or post-modification information within each instruction. By omitting the need to provide access type and/or post-modification information in an instruction permits a much more compact instruction, as well as permits a maximization of system resources.

5

10

15

20

25

30

An exemplary memory access utilizing the scheme register indirect addressing mode described above is illustrated in greater detail in Fig. 7. An exemplary instruction 90, having the form of "MAC SR3, SR2, A1 | MAC SR2, SR1, A3" is illustrated. The binary representation of the instruction includes opcodes for each MAC instruction, as well as selection of the A1 and A3 accumulators for receiving the results (assuming a total of four accumulators are supported for each MAC), and selection of the SR3 and SR2 scheme registers for the first MAC instruction, and selection of the SR2 and SR1 scheme registers for the second operation. Fig. 7 specifically illustrates the address generation for the X1 memory bus, where scheme register SR3 is specified in instruction 90. For the purposes of illustration, it is assumed that the scheme register SR3 has stored therein a "READ" access type, with a selection of step register S1 and indirect address register R2. Stored within step register S1 is a step value of +3, and stored within indirect address register R2 is a pointer to a hexadecimal address "95A0". As a result, in response to instruction 90, generation of an address for bus X1 proceeds by selecting scheme register SR3, resulting in the selection of indirect address register R2, and further resulting in the output as the output address 92 of the contents of register R2, the address "95A0". In addition, post-modification is performed by combining the output address in summer 68 with the offset stored in step register S1, resulting in a post-modified address 94 of "95A3". The post-modified address is then stored back into indirect address register

- 19 -

5

10

15

20

25

R2. As such, on the next access that specifies scheme register SR3, the output address will be the new contents of indirect address register R2.

The herein described embodiments provide a number of advantages over conventional designs. As discussed above, the use of scheme registers permits multiple independent addresses to be generated in parallel with a minimum number of bits in an instruction. In addition, by increasing the ability to generate independent addresses in a compact instruction, limitations associated with generating correlated addresses are avoided. In addition, in many instances address decoding is significantly simplified over conventional designs. Moreover, the additional logic required to implement the scheme registers and control logic therefor is comparatively minimal to the size of the overall DSP circuit arrangement.

Furthermore, the ability to supply separate step information in each scheme register permits independent post-modification operations to be performed for generated address, providing additional flexibility in terms of memory organization. The ability to supply separate access information in each scheme register also permits any combination of access types to be supported, e.g., 4 reads/0 writes, 3 reads/1 write, 2 reads/2 writes, etc., thereby permitting memory bandwidth to be maximized.

Various modifications may be made to the illustrated embodiments without departing from the spirit and scope of the invention. For example, any number of concurrent address generators, as well as any number of scheme registers, indirect address registers, step registers and/or modulo registers may be supported in various designs. Also, additional functionality, e.g., write conflict logic that prohibits concurrent writes to the same memory address, may also be supported.

Other modifications will be apparent to one of ordinary skill in the art.

Therefore, the invention lies in the claims hereinafter appended.

What is claimed is:

WO 01/98893

4	à.			
- 1	А	CITCIIII	arrangement,	comprising.
	4 1	Oncur	and and controlled	COMPTENIE.

(a) a plurality of indirect address registers, each configured to store an address pointer;

- (b) a plurality of scheme registers, each configured to store an indirect address register selector that selects a selected indirect address register from the plurality of indirect address registers; and
- (c) address generation logic configured to, in response to an instruction that selects a selected scheme register from the plurality of scheme registers, generate a memory address for use in accessing a memory from the address pointer stored in the selected indirect address register selected by the indirect address register selector stored in the selected scheme register.
- 2. The circuit arrangement of claim 1, wherein each scheme register is further configured to store post-modification information, and wherein the address generation logic is further configured to modify the address pointer stored in the selected indirect address register using the post-modification information stored in the selected scheme register.
- 3. The circuit arrangement of claim 2, further comprising a plurality of step registers, each storing post-modification information, wherein each scheme register is configured to store a step register selector that selects a selected step register from the plurality of step registers, wherein the address generation logic is configured to modify the address pointer stored in the selected indirect address register by using the post-modification information stored in the selected step register selected by the step register selector from the selected scheme register.
- 4. The circuit arrangement of claim 1, wherein each scheme register is further configured to store access type information, and wherein the address generation logic is further configured to use the generated memory address in performing a memory

4	access of the type specified by the access type information in the selected scheme
5	register.
1	5. The circuit arrangement of claim 4, wherein the access type information in
2	the selected scheme register selects one of a plurality of access types including a read
3	access type and a write access type.
5	access type and a write access type.
1	6. The circuit arrangement of claim 1, further comprising:
2	(a) a second plurality of indirect address registers, each configured to
3	store an address pointer to the memory; and
4	(b) a second plurality of scheme registers, each configured to store an
5	indirect address register selector that selects a selected indirect address register
6	from the second plurality of indirect address registers;
7	wherein the instruction further selects a second selected scheme register from the
8	second plurality of scheme registers, and wherein the address generation logic is
9	further configured to, in response to the instruction, generate a second memory
10	address for use in accessing the memory from a second address pointer stored in the
11	selected indirect address register from the second plurality of indirect address registers
12	selected by the indirect address register selector stored in the second selected scheme
13	register.
	•
1	7. The circuit arrangement of claim 6, further comprising a multiply-
2	accumulate (MAC) unit, and wherein the instruction comprises a MAC instruction.
1	8. The circuit arrangement of claim 7, further comprising:
2	(a) a second MAC unit;
3	(b) third and fourth pluralities of indirect address registers, each
	• • • • • • • • • • • • • • • • • • • •
4	configured to store an address pointer to the memory;
5	(c) a third plurality of scheme registers, each configured to store an
6	indirect address register selector that selects a selected indirect address register
7	from the third plurality of indirect address registers; and

- 22 -

8	(d) a fourth plurality of scheme registers, each configured to store an
9	indirect address register selector that selects a selected indirect address register
10	from the fourth plurality of indirect address registers;
11	wherein the instruction comprises a dual MAC instruction that additionally selects
12	third and fourth selected scheme registers, and wherein the address generation logic is
13	further configured to, in response to the instruction, generate third and fourth memory
14	addresses using the third and fourth selected scheme registers.

- 9. An integrated circuit device comprising the circuit arrangement of claim 1.
- 1 10. A program product comprising a hardware definition program that defines 2 the circuit arrangement of claim 1, and a signal bearing medium bearing the program.

1

1	11. A method of accessing a memory, the method comprising:
2	(a) receiving an instruction that selects a selected scheme register from
3	a plurality of scheme registers;
4	(b) accessing the selected scheme register to obtain an indirect address
5	register selector that selects a selected indirect address register from a plurality
6	of indirect address registers;
7	(c) accessing the selected indirect address register to obtain an address
8	pointer stored therein; and
9	(d) accessing a memory using the address pointer.
1	12. The method of claim 11, wherein each scheme register is further
2	configured to store post-modification information, the method further comprising
3	modifying the address pointer stored in the selected indirect address register using the
4	post-modification information stored in the selected scheme register.
1	13. The method of claim 12, wherein the post-modification information in the
2	selected scheme register includes a step register selector that selects a selected step
3	register from a plurality of step registers, each of which stores post-modification
4	information, wherein modifying the address pointer includes accessing the selected
5	step register.
1	14. The method of claim 11, wherein each scheme register is further
2	configured to store access type information, and wherein accessing the memory
3	includes performing a memory access of the type specified by the access type
4	information in the selected scheme register.
1	15. The method of claim 14, wherein the access type information in the
2	selected scheme register selects one of a plurality of access types including a read
3	access type and a write access type.

1	16. The method of claim 11, wherein the instruction further selects a second
2	selected scheme register from a second plurality of scheme registers, the method
3	further comprising:
4	(a) accessing the second selected scheme register to obtain an indirect
5	address register selector that selects a second selected indirect address register
6	from a second plurality of indirect address registers;
7	(b) accessing the second selected indirect address register to obtain a
8	second address pointer stored therein; and
9	(c) accessing the memory using the second address pointer.
1	17. The method of claim 16, wherein the instruction comprises a multiply-
2	accumulate (MAC) instruction.
٠	
1	18. The method of claim 17, wherein the instruction comprises a dual MAC
2	instruction configured to concurrently perform two MAC operations, the dual MAC
3	instruction further selecting third and fourth selected scheme registers from third and
4	fourth pluralities of scheme registers, respectively, the method further comprising:
5	(a) accessing the third selected scheme register to obtain an indirect
6	address register selector that selects a third selected indirect address register
7	from a third plurality of indirect address registers;
8	(b) accessing the fourth selected scheme register to obtain an indirect
9	address register selector that selects a fourth selected indirect address register
10	from a fourth plurality of indirect address registers;
11	(c) accessing the third selected indirect address register to obtain a
12	third address pointer stored therein;
13	(d) accessing the fourth selected indirect address register to obtain a
14	fourth address pointer stored therein;
15	(e) accessing the memory using the third address pointer; and
16	(f) accessing the memory using the fourth address pointer.

WO 01/98893

22

23

24

25

26

27

28

scheme register.

- 25 -

1 19. A circuit arrangement, comprising: 2 (a) a data memory including X and Y memory spaces; 3 (b) a first plurality of indirect address registers, each configured to store an address pointer to a memory address in the X memory space; 4 5 (c) a second plurality of indirect address registers, each configured to store an address pointer to a memory address in the Y memory space; 6 7. (d) a first plurality of scheme registers, each configured to store an 8 indirect address register selector that selects a first selected indirect address 9 register from the first plurality of indirect address registers; 10 (e) a second plurality of scheme registers, each configured to store an 11 indirect address register selector that selects a second selected indirect address 12 register from the second plurality of indirect address registers; 13 (f) a multiply-accumulate (MAC) unit coupled to the X and Y memory 14 spaces; 15 (g) an instruction decoder coupled to the MAC unit and configured to receive a multiply-accumulate (MAC) instruction that selects a first selected 16 scheme register from the first plurality of scheme registers and a second 17 18 selected scheme register from the second plurality of scheme registers; and 19 (h) an address generation unit coupled to the instruction decoder and 20 configured to generate first and second memory addresses for use in 21 respectively accessing the X and Y memory spaces, the address generation

unit configured to generate the first memory address from the address pointer

stored in the first selected indirect address register selected by the indirect

address register selector stored in the first selected scheme register, and the

address generation unit configured to generate the second memory address

from the address pointer stored in the second selected indirect address register

selected by the indirect address register selector stored in the second selected

PCT/US01/09298

1	20. The circuit arrangement of claim 19, further comprising:
2	(a) a third plurality of indirect address registers, each configured to
3	store an address pointer to a memory address in the X memory space;
4	(b) a fourth plurality of indirect address registers, each configured to
5	store an address pointer to a memory address in the Y memory space;
6	(c) a third plurality of scheme registers, each configured to store an
7	indirect address register selector that selects a third selected indirect address
8	register from the third plurality of indirect address registers;
9	(d) a fourth plurality of scheme registers, each configured to store an
10	indirect address register selector that selects a fourth selected indirect address
11	register from the fourth plurality of indirect address registers; and
12	(e) a second multiply-accumulate (MAC) unit coupled to the X and Y
13	memory spaces;
14	wherein the instruction decoder is coupled to the second MAC unit, wherein the MAC
15	instruction further selects a third selected scheme register from the third plurality of
16	scheme registers and a fourth selected scheme register from the fourth plurality of
17	scheme registers, and wherein the address generation unit is further configured to
18	generate third and fourth memory addresses for use in respectively accessing the X
19	and Y memory spaces, the address generation unit configured to generate the third
20	memory address from the address pointer stored in the third selected indirect address
21	register selected by the indirect address register selector stored in the third selected
22	scheme register, and the address generation unit configured to generate the fourth
23	memory address from the address pointer stored in the fourth selected indirect address
24	register selected by the indirect address register selector stored in the fourth selected
25	scheme register.







FIG. 1











FIG. 6



INTERNATIONAL SEARCH REPORT

Inter **Application No**

PCT/US 01/09298 A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G06F9/312 G06F G06F9/355 G06F9/38 G06F9/345 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 7 G06F Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal C. DOCUMENTS CONSIDERED TO BE RELEVANT Category ° Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. US 5 918 253 A (KADOWAKI YUKIO) 1-3,6,11-13,1629 June 1999 (1999-06-29) the whole document 19 Α TOKUZO KIYOHARA ET AL: "REGISTER 1-3,6,CONNECTION: A NEW APPROACH TO ADDING 11 - 13, 16REGISTERS INTO INSTRUCTION SET ARCHITECTURES" COMPUTER ARCHITECTURE NEWS, ASSOCIATION FOR COMPUTING MACHINERY, NEW YORK, US vol. 21, no. 2, 1 May 1993 (1993-05-01), pages 247-256, XP000380371 ISSN: 0163-5964 19 the whole document Α Α US 4 935 867 A (DALY MARITA E ET AL) 1,11,19 19 June 1990 (1990-06-19) column 10, line 7 - line 42 Further documents are listed in the continuation of box C. Χ Patent family members are listed in annex. χ Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the *O* document referring to an oral disclosure, use, exhibition or other means document is combined with one or more other such docu-ments, such combination being obvious to a person skilled in the art. document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 12 October 2001 22/10/2001 Authorized officer Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016

Moraiti, M

INTERNATIONAL SEARCH REPORT

Interr Application No
PCT/US 01/09298

	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 481 689 A (STAMM REBECCA L ET AL) 2 January 1996 (1996-01-02) column 49, line 5 - line 16	4,5,14, 15
A	US 5 357 618 A (MIRZA JAMSHED H ET AL) 18 October 1994 (1994-10-18)	

INTERNATIONAL SEARCH REPORT

information on patent family members

Inter pplication No
PCT/US 01/09298

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5918253	A	29-06-1999	JP	7219839 A	18-08-1995
US 4935867	Α	19-06-1990	AT DE DE EP JP JP US	91814 T 3786594 D1 3786594 T2 0245922 A2 3027970 B2 62208146 A 5440705 A	15-08-1993 26-08-1993 27-01-1994 19-11-1987 04-04-2000 12-09-1987 08-08-1995
US 5481689	Α	02-01-1996	CA DE DE EP JP JP	2045798 A1 69130495 D1 69130495 T2 0466550 A2 2962876 B2 6119243 A	30-12-1991 24-12-1998 24-06-1999 15-01-1992 12-10-1999 28-04-1994
US 5357618	Α	18-10-1994	JP JP	2505086 B2 5088888 A	05-06-1996 09-04-1993