



(51) International Patent Classification:

H01L 23/495 (2006.01) *H01L 23/64* (2006.01)
H01L 23/433 (2006.01) *H01L 33/48* (2010.01)
H01L 23/31 (2006.01)

(21) International Application Number:

PCT/US2016/031761

(22) International Filing Date:

11 May 2016 (11.05.2016)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

14/735,229 10 June 2015 (10.06.2015) US

(71) Applicant: **VISHAY GENERAL SEMICONDUCTOR LLC** [US/US]; 150 Motor Parkway, Hauppauge, NY 11788 (US).

(72) Inventors: **DING, Hui-Ying**; Room 502, Unit 1, Building 12, Xiangshuiyuan, Hanjiang Road, Hexi District, Tianjin, 300402 (CN). **WANG, Pengnian**; Room 1504, Unit 1, Building 19, Huaixingyuan, Yaojiang East Rd. Pudong Subdistrict Beichen Dist., Tianjin, 300402 (CN). **YU, Tao**; Room 17, Unit1, Building 6, Bo Jiang Dong Li, Bo Jiang Road, Nan Kai District, Tianjin City (CN). **LIU, Jun-Feng**; Room 602, Unit 4, Building 20, Kun Lun Bei Li, Cheng Lin Road, Dong Li District, Tianjin City (CN).

BAI, Jun-Kai; 5-702 Jun Dong Apartment, Di Liu Da Dao, Hedong District, Tianjin, 300161 (CN). **PENG, Chih-Ping**; 4F, No. 4-3, ALY 7, Ln 251, Sec 3, Chung-shiao E. Rd., Taipei, 10644 (TW).

(74) Agents: **MAYER, Stuart, H.** et al.; Mayer & Williams PC, 928 Mountain Avenue, Mountainside, NJ 07092 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: LEAD FRAME WITH CONDUCTIVE CLIP FOR MOUNTING A SEMICONDUCTOR DIE WITH REDUCED CLIP SHIFTING




FIG. 4

(57) Abstract: A semiconductor assembly includes a semiconductor die comprising lower and upper electrical contacts. A lead frame having a lower die pad is electrically and mechanically connected to the lower electrical contact of the die. An upper conductive member has a first portion electrically and mechanically connected to the upper electrical contact of the die. A lead terminal has a surface portion electrically and mechanically connected to a second portion of the conductive member. The surface portion of the lead terminal and/or the second portion of the conductive member has a series of grooves disposed therein. Packaging material encapsulates the semiconductor die, at least a portion of the lead frame, at least a portion of the upper conductive member and at least a portion of the lead terminal.

WO 2016/200534 A1



Published:

— with international search report (Art. 21(3))

— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

Lead Frame With Conductive Clip for Mounting a Semiconductor Die with Reduced Clip Shifting

Background

Rapid growth in the electrical industry has produced a need for electrical devices that are smaller in size but that operate in high-power architectures to support multiple features/functions. A high-power device generally supports high current and produces very high-power, which requires the device to have efficient heat dissipation capabilities. Typical two-terminal surface-mount discrete power semiconductor devices consist of a lead frame on which the cathode/bottom side of a semiconductor die or chip is mounted, and a clip that connects to the anode/top side of a semiconductor die. Manufacturers have started using conductive clips for high-power devices instead of gold wire or aluminum wire to connect the thin layer of metal on the top of die to the leads of the lead frame.

The clip attaching process for attaching the conductive clips to components of the device typically include cutting the clip from a clip reel, picking up the clip from the clip reel, and attaching the clip to the die surface. Use of conducting clips however introduces issues like clip movement that have increased the difficulty and cost of manufacturing the semiconductor package and reduced the units per hour ("UPH") rate in assembly.

Summary

In accordance with one aspect of the subject matter disclosed herein, a semiconductor assembly includes a semiconductor die comprising lower and upper electrical contacts. A lead frame having a lower die pad is electrically and mechanically connected to the lower electrical contact of the die. An upper conductive member has a first portion electrically and mechanically connected to the upper electrical contact of the die. A lead terminal has a surface portion electrically and mechanically connected to a second portion of the conductive member. The surface portion of the lead terminal and/or the second portion of the conductive member has a series of grooves disposed therein. Packaging material encapsulates the semiconductor die, at least a portion of the lead

frame, at least a portion of the upper conductive member and at least a portion of the lead terminal.

In accordance with another aspect of the subject matter disclosed herein, a method of forming a semiconductor assembly is provided. In accordance with the method, a conductive adhesive is applied to a die pad of a lead frame. A semiconductor die is positioned on the die pad so that a lower electrode of the semiconductor die is in contact with the conductive adhesive. Conductive adhesive is applied to an upper electrode of the semiconductor die. A pattern of grooves is formed in a surface portion of a lead terminal. Conductive adhesive is applied to the surface portion of the lead terminal in which the grooves are formed. A conductive member is positioned so that a proximal portion thereof is in contact with the conductive adhesive on the upper electrode of the semiconductor die and a distal portion thereof is in contact with the conductive adhesive on the surface portion of the lead terminal in which the grooves are formed. Heat is applied to cause the conductive adhesive on the upper electrode of the semiconductor die, the surface portion of the lead terminal and the die pad to reflow. The semiconductor chip, at least a portion of the lead frame, at least a portion of the upper conductive member and at least a portion of the lead terminal is encapsulated in packaging material.

Brief Description of the Drawings

FIG. 1 is a cross-sectional view of one example of a semiconductor chip package.

FIG. 2a shows a plan view of the chip subassembly before the conductive member is put in place and FIG. 2b shows the chip subassembly after the conductive member has been put in place and the solder has undergone reflow.

FIG. 3 shows a plan view of the chip subassembly before the conductive member is put in place and in which a series of parallel grooves are formed in the surface of the lead terminal to enhance bonding strength and reduce clip shifting after solder reflow.

FIG. 4 shows a plan view of another chip subassembly before the conductive member is put in place and in which a grid pattern of grooves formed in the surface of the lead terminal to enhance bonding strength and reduce clip shifting after solder reflow.

Fig. 5 is a flowchart showing one example of a method for forming a semiconductor package assembly having a clip for providing an electrical connection.

Detailed Description

A semiconductor package assembly is provided that includes a semiconductor die and a conductive clip and provides an assembly suitable for high-power applications. Clip bonding is used in a number of semiconductor package assemblies, including, for example, surface mount packages, power packages and bridge rectifier packages. In one embodiment, the assembly process generally includes forming a first joint between a die pad on which the semiconductor die is mounted and forming a second joint between the semiconductor die and a conductive member of the clip. A third joint is formed between the conductive member and a lead terminal, which collectively form the clip. The surface of the conductive member and/or the surface of the lead terminal that form the third joint have grooves formed therein enhance the strength of the joint and reduce clip movement during the subsequent solder reflow process.

The following description provides specific details for a thorough understanding of embodiments of a semiconductor assembly semiconductor assembly formation process. However, one skilled in the art will understand that the assembly and process described herein may be practiced without these details. In other instances, well-known structures and functions have not been shown or described in detail to avoid unnecessarily obscuring the description of the embodiments described herein.

One example of a semiconductor chip package 100 is schematically shown in the cross-sectional view of FIG. 1. As shown, a die or chip 110 is located on a die pad 115 of a lead frame 120. By way of example the die 110 may be a two terminal device such as a diode, a transient voltage suppressor or an LED. The die 110 is soldered to the surface of the die pad 115 using solder 140 so as to establish electrical contact between the die pad 115 and an electrode on a lower surface of the die 110. Likewise, the die 110 is soldered to the surface of an end of a conductive member 125 proximal to the die 110 using solder 145. The solder 145 establishes electrical contact between the conductive member 125 and an electrode on the upper surface of the die 110. The electrodes of the die 110 are

formed from exposed regions of metal or other electrically conductive material that are in electrical contact with corresponding semiconductor device structures within the die 110.

The die pad 115 and conductive member 125 may be formed from any suitable electrically conductive material such as copper (Cu), aluminum (Al), nickel, titanium (Ti), or alloys based on these metals.

An end of the conductive member 125 distal to the die 110 has a contact surface 130 that is in electrical contact with an upper surface 155 of a lead terminal 135. Solder 150 is used to establish contact between contact surface 130 and the upper surface 155 of the lead terminal 135. The conductive member 125 and the lead terminal 135 form a conductive clip.

A packaging enclosure 170 is formed around the components of the semiconductor device. In particular, the die 110, die pad 115, conductive member 125, solder 140, 145 and 150 and portions of the lead frame 120 and lead terminal 135 are encapsulated or encased in an epoxy or other suitable compound as appropriate to the device.

During the package assembly process, the clip is formed by placing solder on both the upper surface of the die 110 and the upper surface of the lead terminal 135. The conductive member 115 is placed over the solder and acts like a bridge between the die 110 and lead terminal 135. After being properly positioned, the assembly is heated in a furnace to cause the solder to reflow, which secures the conductive member 125 in place after cooling.

One problem that sometimes arises during the assembly process is that the position of the conductive member 125 shifts after reflow from the designated position in which it is placed. This problem is illustrated with reference to FIGs. 2a and 2b. FIG. 2a shows a plan view of the chip subassembly before the conductive member is put in place. As shown, solder paste 180 has been applied to both the upper surface of the die 110 and the upper surface of the lead terminal 135. FIG. 2b shows the chip subassembly after the conductive member 125 has been put in place and the solder has undergone reflow. In this case the conductive member 125 has shifted in the x-direction (i.e., the direction along the line connecting points A and B shown in FIG. 1) by a distance d from its position before reflow.

Clip shifting as described above can cause a variety of quality problems which may result in a deterioration in device performance, including possibly device failure. For example, problems such as device shorting or high current leakage may arise.

Without being bound to theory, clip shifting is likely caused by an imbalance in joint strength between the joints that are formed at points A and B in FIG. 1. In particular, the proximal joint at point A is formed by the conductive member 125, the solder 145 and the die 110 and, assuming the conductive member 125 is formed from copper, is composed of a copper layer, a solder layer and the chip metal (e.g., Au). On the other hand, the distal joint at point B is formed by the conductive member 125, solder and the lead terminal 135 and, assuming the lead terminal 135 is also formed from copper, is composed of a copper layer, a solder layer and a copper layer. The different materials of which the two joints are formed lead to different joint strengths.

In conventional chip assembly processes, clip shifting is sometimes controlled by adjusting the processing conditions. For example, the volume of the solder paste that is used and the soldering reflow temperature profile are adjusted so that clip shifting is reduced. Among other problems, however, these techniques may be subject to inconsistencies over time that lead to structural differences from package to package.

Instead of adjusting the processing conditions, the process described herein employs grooves that are formed in the surface of the conductive member 125 and/or the lead terminal 135 where the distal joint is formed. The grooves may have any of a variety of different profiles and may be, for instance, V-shaped or U-shaped. Additionally, the grooves may be patterned in different ways and may form, by way of example, a pattern of parallel lines, a grid of horizontal and vertical lines, a rhomboid pattern containing parallel lines, irregular or nonperiodic patterns, and so on. Such grooves can effectively control the shift of the clip frame so that the conductive member 125 remains in the position in which it is placed.

Similar to FIG. 2a, FIG. 3 shows a plan view of the chip subassembly before the conductive member is put in place. In this case, grooves 165, which define a pattern of parallel lines, are formed in the surface of the lead terminal 135 which forms the distal joint B. FIG. 4 shows another plan view of the chip subassembly before the conductive member is put in place where the grooves 165 define a grid pattern.

The reduction in clip shifting that can be achieved using grooves as described above has been demonstrated in various package assembly applications. For example, in one process in which a number of semiconductor chip packages were formed, the shift in the conductive member that occurred between the time it was placed on the die and the time after reflow without the use of a grooved surface was found to range between about 2.52 mil and 7.81 mil. However, when a pattern of parallel grooves were formed in the surface of the conductive member, the shift was reduced to between about -1.19 mil and 4.21 mil. Likewise, when a grid pattern of grooves was employed, the shift was reduced to between about -1.41 mil and 3.30 mil.

Fig. 5 is a flowchart showing one example of a method for forming a semiconductor package assembly having a clip for providing an electrical connection. The assembly process includes forming the lead frame and forming the clip structure, which includes forming grooves in the surface of the lead terminal that is to be electrically and mechanically connected to a conductive member, which is in turn electrically and mechanically connected to an electrode on a semiconductor die.

At block 405 solder is applied to one or more portions of the die pad 115 of the lead frame 120. A first surface of a semiconductor die 110 is mounted on the solder surface at block 410. The first surface may be a bottom surface of the die, but is not so limited in other embodiments. The bottom surface may be either of an anode or cathode of the die as appropriate to the device. Next at block 415 solder is applied to a second surface of the die 110. The second surface may be a top surface of the die, but is not so limited in other embodiments. The top surface may be either of an anode or cathode of the die as appropriate to the device. In addition, at block 420 solder is applied to the grooved top surface of the lead terminal 135. The conductive member 125 is mounted on the solder surfaces on the die 110 and the lead terminal 135. The conductive member 125 may be properly positioned or aligned on the die and the lead terminal using any suitable means. The resulting assembly is heated to cause the solder to undergo reflow at block 425. While the semiconductor assembly process described above uses solder to join the die to the other components of the device, alternative embodiments may use other conductive adhesive compounds to join the die to the other components of the device as appropriate to the device.

Finally, at block 430 a packaging enclosure is formed around the components of the semiconductor device. Forming the enclosure includes encapsulating or encasing the conductive die 110, the die pad 115, the conductive member 125 and the portion of the lead terminal 135 that includes distal joint B in an epoxy or other suitable compound as appropriate to the device and using processes as appropriate to the device.

It will be understood that spatially relative terms, such as "above," "upper," "beneath," "below," "lower," and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as "below" or "beneath" other elements or features would then be oriented "above" the other elements or features. Thus, the exemplary term "above" may encompass both an above and below orientation.

Claims

1. An semiconductor assembly comprising:
 - a semiconductor die comprising lower and upper electrical contacts;
 - a lead frame having a lower die pad electrically and mechanically connected to the lower electrical contact of the die;
 - an upper conductive member having a first portion electrically and mechanically connected to the upper electrical contact of the die;
 - a lead terminal having a surface portion electrically and mechanically connected to a second portion of the conductive member, the surface portion of the lead terminal and/or the second portion of the conductive member having a series of grooves disposed therein; and
 - packaging material encapsulating the semiconductor die, at least a portion of the lead frame, at least a portion of the upper conductive member and at least a portion of the lead terminal.

2. The semiconductor assembly of claim 1 wherein the series of grooves is disposed in the surface portion of the lead terminal.

3. The semiconductor assembly of claim 1 wherein the series of grooves is disposed in the second portion of the conductive member.

4. The semiconductor assembly of claim 1 wherein the grooves have a V-shaped profile.

5. The semiconductor assembly of claim 1 wherein the series of grooves define a pattern of parallel lines.

6. The semiconductor assembly of claim 1 wherein the series of grooves define a grid pattern.

7. The semiconductor assembly of claim 1 further comprising a first conductive adhesive compound electrically and mechanically connecting the surface portion of the lead terminal to the second portion of the conductive member.
8. The semiconductor assembly of claim 7 further comprising a second conductive adhesive compound electrically and mechanically connecting the first portion of the conductive member having to the upper electrical contact of the die.
9. The semiconductor assembly of claim 8 wherein the first and second conductive adhesive compounds include solder.
10. The semiconductor assembly of claim 1 wherein the semiconductor die is a diode.
11. The semiconductor assembly of claim 1 wherein the semiconductor die is a transient voltage suppressor.
12. The semiconductor assembly of claim 1 wherein the semiconductor die is an LED.
13. A method of forming a semiconductor assembly, comprising:
 - applying solder to a die pad of a lead frame;
 - positioning a semiconductor die on the die pad so that a lower electrode of the semiconductor die is in contact with the solder;
 - applying solder to an upper electrode of the semiconductor die;
 - forming a pattern of grooves in a surface portion of a lead terminal;
 - applying solder to the surface portion of the lead terminal in which the grooves are formed;
 - positioning a conductive member so that a proximal portion thereof is in contact with the solder on the upper electrode of the semiconductor die and a distal portion thereof is in contact with the solder on the surface portion of the lead terminal in which the grooves are formed;

applying heat to cause the solder on the upper electrode of the semiconductor die, the surface portion of the lead terminal and the die pad to reflow; and

encapsulating the semiconductor chip, at least a portion of the lead frame, at least a portion of the upper conductive member and at least a portion of the lead terminal in packaging material.

14. The method of claim 13 wherein the series of grooves is formed in the surface portion of the lead terminal.

15. The method of claim 13 wherein the series of grooves is formed in the second portion of the conductive member.

16. The method of claim 13 wherein the grooves have a V-shaped profile.

17. The method of claim 13 wherein the series of grooves define a pattern of parallel lines.

18. The method of claim 13 wherein the series of grooves define a grid pattern.

19. A method of forming a semiconductor assembly, comprising:
applying a conductive adhesive to a die pad of a lead frame;
positioning a semiconductor die on the die pad so that a lower electrode of the semiconductor die is in contact with the conductive adhesive;
applying conductive adhesive to an upper electrode of the semiconductor die;
forming a pattern of grooves in a surface portion of a lead terminal;
applying conductive adhesive to the surface portion of the lead terminal in which the grooves are formed;
positioning a conductive member so that a proximal portion thereof is in contact with the conductive adhesive on the upper electrode of the semiconductor die and a distal portion thereof is in contact with the conductive adhesive on the surface portion of the lead terminal in which the grooves are formed;

applying heat to cause the conductive adhesive on the upper electrode of the semiconductor die, the surface portion of the lead terminal and the die pad to reflow; and encapsulating the semiconductor chip, at least a portion of the lead frame, at least a portion of the upper conductive member and at least a portion of the lead terminal in packaging material.

20. The method of claim 19 wherein the pattern of grooves includes a series of parallel grooves.
21. The method of claim 19 wherein the pattern of grooves includes a grid pattern.




FIG. 1




FIG. 2A

2/3




FIG. 2B




FIG. 3

3/3




FIG. 4




FIG. 5

A. CLASSIFICATION OF SUBJECT MATTER**H01L 23/495(2006.01)i, H01L 23/433(2006.01)i, H01L 23/31(2006.01)i, H01L 23/64(2006.01)i, H01L 33/48(2010.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 23/495; H01L 21/60; H01L 23/00; H01L 25/07; H01L 21/00; H01L 23/433; H01L 23/31; H01L 23/64; H01L 33/48

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & keywords: die, leadframe, clip, shift, groove

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2014-0103510 A1 (RENESAS ELECTRONICS CORPORATION) 17 April 2014 See abstract, paragraphs [0047]-[0196], claim 1 and figures 6-25.	1-21
Y	US 2013-0256852 A1 (MICHAEL TODD WYANT et al.) 03 October 2013 See abstract, paragraphs [0014]-[0022] and figure 2.	1-21
A	US 2009-0224383 A1 (ERWIN VICTOR CRUZ et al.) 10 September 2009 See abstract, paragraphs [0019]-[0041] and figures 2A-2D.	1-21
A	US 2009-0057854 A1 (JOCEL P. GOMEZ) 05 March 2009 See abstract, paragraphs [0040]-[0044] and figures 2(a)-3.	1-21
A	US 2014-0273344 A1 (VISHAY-SILICONIX) 18 September 2014 See abstract, paragraphs [0045]-[0052] and figure 6.	1-21

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

12 October 2016 (12.10.2016)

Date of mailing of the international search report

12 October 2016 (12.10.2016)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

CHO, KI YUN

Telephone No. +82-42-481-5655



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/031761

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2014-0103510 A1	17/04/2014	CN 103779311 A JP 2014-082384 A TW 201417288 A US 2015-0325502 A1 US 9111922 B2 US 9355941 B2	07/05/2014 08/05/2014 01/05/2014 12/11/2015 18/08/2015 31/05/2016
US 2013-0256852 A1	03/10/2013	CN 103367178 A US 8883567 B2	23/10/2013 11/11/2014
US 2009-0224383 A1	10/09/2009	US 7972906 B2	05/07/2011
US 2009-0057854 A1	05/03/2009	US 2011-0076807 A1 US 7902657 B2 US 8067273 B2	31/03/2011 08/03/2011 29/11/2011
US 2014-0273344 A1	18/09/2014	US 2014-0264804 A1 WO 2014-159469 A1 WO 2014-159471 A1	18/09/2014 02/10/2014 02/10/2014