

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
3 December 2009 (03.12.2009)

(10) International Publication Number
WO 2009/145727 AI

(51) International Patent Classification:

HOIL 21/822 (2006.01) *HOSK 1/00* (2006.01)
HOIL 27/00 (2006.01)

(21) International Application Number:

PCT/SG2008/000194

(22) International Filing Date:

28 May 2008 (28.05.2008)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant (for all designated States except US): **AGENCY FOR SCIENCE, TECHNOLOGY AND RESEARCH** [SG/SG]; 1 Fusionopolis Way, #20-10 Connexis, Singapore 138632 (SG).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **ORATTI KALANDAR**, Navas, **Khan** [IN/SG]; Institute of Microelectronics, 11 Science Park Road, Singapore Science Park 2, Singapore 117685 (SG). **KRIPESH, Vaidyanathan** [IN/SG]; Institute of Microelectronics, 11 Science Park Road, Singapore Science Park 2, Singapore 117685 (SG). **ZHANG, Xiaowu** [SG/SG]; Institute of Microelectronics, 11 Science Park Road, Singapore Science Park 2, Singapore 117685 (SG). **KHONG, Chee Houe** [SG/SG]; Institute of Microelectronics, 11 Science Park Road, Singapore Science Park 2, Singapore 117685 (SG).

(74) Agent: **SCHIWECK, Wolfram**; Viering, Jentschura & Partner LLP, P.O. Box 1088, Rochor Post Office, Rochor Road, Singapore 911833 (SG).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: A SEMICONDUCTOR STRUCTURE AND A METHOD OF MANUFACTURING A SEMICONDUCTOR STRUCTURE



(57) Abstract: According to one embodiment of the present invention, a semiconductor structure is provided. The semiconductor structure includes a first support structure, a plurality of chips formed on the first support structure and a reinforcing structure formed on the first support structure, the reinforcing structure including an outer surrounding element which surrounds the plurality of chips and extends from a surface of the first support structure to a height higher than each of the plurality of chips. A method of manufacturing a semiconductor structure is also provided.



WO 2009/145727 A1

A Semiconductor Structure and A Method of manufacturing a Semiconductor Structure**Field of Invention**

[0001] The present invention relates generally to a semiconductor structure and a method of manufacturing a semiconductor structure.

Background of Invention

[0002] A primary trend in electronics industry is product miniaturization. Product miniaturization involves ways to make products lighter, smaller, and less expensive yet more powerful, reliable, user-friendly, and functional. Some examples of products which have been miniaturized includes cellular phones, personal and sub-notebook computers, pagers, Personal Computer Memory Card International Association (PCMCIA) cards, camcorders, palmtop organizers, telecommunications equipment, and automotive components.

[0003] One of the factors that may limit product miniaturization involve packaging of the product. With integration of increased functionality in silicon chips as per Moore's Law, it is also desirable to shrink the package. One way to shrink the package involves a 2-dimensional (2D) level packaging. Some examples of 2D level packaging involves chips first or embedded chip packaging and embedded wafer level packaging.

[0004] Chips first or embedded chip packaging is a way to overcome these recent packaging integration challenges. One example of chips first or embedded chip packaging involves replacement of the lead frame based peripheral array packages with the plastic ball grid array (PBGA), in which the die is electrically connected to printed circuit board (PCB) substrate by wire bonding or flip chip technology. The chip is further covered with molding compound to avoid chip damage.

[0005] Another example of chips first or embedded chip packaging involves a method of embedding singulated die based on PCB technology. The singulated die is first attached onto the copper (Cu) base plate in the cavity of a PCB substrate and subsequent Cu rewiring and vias are then built-up on top of the active side based on the PCB technology. Finally, solder balls are formed on top of the Cu pads for electrical interconnection.

[0006] Embedded wafer level packaging takes chips first or embedded chip packaging to the next step, eliminating the PCB substrate, as well as the need to use wire bonding or flip-chip bumps to establish electrical connection. By removing the PCB substrate, packaging cost is reduced and its electrical performance is improved.

[0007] An example of embedded wafer level packaging involves a fabrication method based on wafer level processing. The fabrication method involves attaching singulated dies with active top side down onto a thermo-sensitive adhesive material coupled to a carrier plate. A wafer molding process is then used to encapsulate the attached dies on the carrier plate. The carrier plate is then separated and the dies are now housed onto mold compound forming a reconstituted

wafer. Redistribution layer can be formed on the reconstituted wafer using conventional lithographic process. Solder bumps can also be formed on the wafer level prior to singulation.

[0008] However, one of the major challenges in embedded wafer level packaging is the warpage of the wafers. Therefore, there is a need for an improved solution to fabricate an embedded wafer level package semiconductor structure with low warpage.

Summary of Invention

[0009] According to one embodiment of the present invention, a semiconductor structure is provided. The semiconductor structure includes a first support structure, a plurality of chips formed on the first support structure and a reinforcing structure formed on the first support structure, the reinforcing structure including an outer surrounding element which at least partially surrounds the plurality of chips and extends from a surface of the first support structure to a height higher than each of the plurality of chips.

[0010] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure is provided. The method includes forming a plurality of chips on a first support structure, forming a reinforcing structure on the first support structure wherein the reinforcing structure is formed such that the reinforcing structure includes an outer surrounding element which at least partially surrounds the plurality of chips and extends from a surface of the first support structure to a height higher than each of the plurality of chips.

Brief Description of the Drawings

[0011] In the drawings, like reference characters generally refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of the invention. In the following description, various embodiments of the invention are described with reference to the following drawings, in which:

FIG. 1A to 1J show schematic cross-sectional views of manufacturing stages of a method of manufacturing a semiconductor structure according to one embodiment of the present invention;

FIG. 2A to 2C show perspective side and top views of a semiconductor structure which corresponds to a stage as shown in FIG. 1E with variations in the reinforcing structure according to one embodiment of the present invention;

FIG. 3A and 3B show thermo-mechanical analysis results and reconstructed wafer warpage results of a conventional semiconductor structure and a semiconductor structure with a reinforcing structure according to one embodiment of the present invention;

FIG. 4 shows a plot of reconstructed wafer warpage results of a conventional semiconductor structure and a semiconductor structure with a reinforcing structure according to one embodiment of the present invention;

FIG. 5A and 5B show thermo-mechanical analysis results and reconstructed wafer warpage results of a semiconductor structure with variations in rim width according to one embodiment of the present invention;

FIG. 6A to 6D shows thermo-mechanical results and reconstructed wafer warpage results of a semiconductor structure with variations in rim thickness according to one embodiment of the present invention;

FIG. 7 shows a plot of warpage results versus rim thickness according to one embodiment of the present invention;

FIG. 8A and 8B show perspective views of semiconductor structures with variations in the reinforcing structure according to one embodiment of the present invention;

FIG. 9A and 9B show simulation results of the semiconductor structures in FIG. 8A and 8B according to one embodiment of the present invention;

FIG. 10 show a plot of deflection versus distance from centre of a second support structure of the semiconductor structures in FIG. 8A and 8B according to one embodiment of the present invention;

Description

[0012] FIG. IA to IJ show schematic cross-sectional views of manufacturing stages of a method of manufacturing a semiconductor structure according to one embodiment of the present invention. In FIG. IA, a first support structure 102 is provided. The first support structure 102 serves as a support for subsequent deposition or attachment of a chip. The first support structure 102 may include adhesive layer. In one embodiment, there is a second support structure (not shown) positioned below the first support structure. The second support structure provides further support to the first support structure 102 and may include an edge support structure, a semiconductor wafer or a glass.

[0013] In FIG. 1B, a first chip 106 is attached onto a surface of the first support structure 102. The first chip 106 includes two chip pads 108 positioned on a lower surface of the first chip 106 and is attached with the two chip pads 108 in contact with the first support structure 102.

[0014] In FIG. 1C, a second chip 110 is attached onto the same surface of the first support structure 102 as the first chip 106. The second chip 110 is positioned adjacent to the first chip 106 and may be separated by a distance. The second chip 110 also includes two chip pads 108 and is attached with the two chip pads 108 in contact with the first support structure 102. The first 106 and second 110 chips may include only one chip pad 108 or may include more than two chip pads 108. In one embodiment, more than two chips are attached onto the first support structure 102. In another embodiment, the first chip 106 and the second chip 110 include good dies previously identified on a separate semiconductor wafer. The first chip 106 and the second chip 110 may also be an integrated circuit. The combination of the first support structure 102, the first chip 106 and the second chip 110 may be termed a reconstructed wafer structure 111 as shown in FIG. 1C.

[0015] In FIG. 1D, a reinforcing structure 112 is formed around and between the first 106 and second 110 chips. The reinforcing structure 112 includes a raised edge element 114 (or outer surrounding element) formed along an outer edge of the first support structure 102 and also in contact with respective portions of the first 106 and second 110 chips. The raised edge element 114 surrounds the first 106 and second 110 chip and extends from a surface of the first support structure 102 to a height denoted by "h" higher than than the first chip 106 or the second chip 110. The reinforcing structure 112 also includes an intermediate straight line element 116 formed

between the first 106 and second 110 chips. The intermediate straight line element 116 is formed such that it is of a substantially similar height as the first 106 and second 110 chips. In one embodiment, the intermediate straight line element 116 is raised and extends from a surface of the first support structure 102 to a height higher than the first chip 106 or the second chip 110, comparable to the height of the raised edge element 114. In another embodiment, the reinforcing structure 112 is substantially formed over an upper surface of each of the two chips 106, 110. The reinforcing structure 112 may be formed of a molding material. In yet another embodiment, the raised edge element 114 includes a ring-shaped element. To arrive at the reinforcing structure 112 as shown in FIG. 1D, a mold chase is designed with at least one groove to form the mold shape as in FIG. 1D. A suitable mold material is applied on the reconstructed wafer structure 111 as shown in FIG. 1C, then suitable heat and pressure are respectively applied along the mold chase. The mold material flows into the at least one groove and forms the desired shape of the reinforcing structure 112 as shown in FIG. 1D.

[0016] In FIG. 1E, the first support structure 102 is removed after the reinforcing structure 112 is formed. The first support structure 102 may be peeled off, by heat release, chemical release or UV release for example.

[0017] In FIG. 1F a layer of dielectric material 118 is deposited on the surface exposed by the removal of the first support structure 102. The layer of dielectric material 118 is formed on the exposed lower surfaces of the first chip 106, the second chip 110 and portions of the reinforcing structure 112. The layer of dielectric material 118 is also in contact with the chip

pads 108. Next, a plurality of openings 120 are formed in the layer of dielectric material 118 by standard lithography and etching process to expose the chip pads 108.

[0018] Further in FIG. IG, a layer of conductive material 122 is deposited in each opening 120 corresponding to each chip pad 108, a portion of the layer of conductive material 122 in contact with the chip pad 108. A portion of the layer of conductive material 122 is also deposited on an exposed surface of the layer of dielectric material 118. The layer of conductive material 122 may include metals for example copper, aluminium, titanium, aluminium, titanium, tantalum, gold. In one embodiment, multiple layers of dielectric materials 118 and conductive layers 122 may be formed on the surface exposed by the removal of the first support structure 102.

[0019] Next in FIG. IH, a plurality of solder balls 124 are deposited on the respective portions of the respective layers of conductive material 122, each solder ball 124 in contact with a portion of each layer of conductive material 122.

[0020] In FIG. II, a portion of the raised edge element 114 of the reinforcing structure 112 formed on the outer edges of the first support structure 102 is removed. In one embodiment, the remaining portions of the raised edge element 114 is completely removed.

[0021] Finally in FIG. U, a portion of the intermediate straight line element 116 of the reinforcing structure 112 positioned between the first chip 106 and the second chip 110 is cut to separate the first chip 106 and the second chip 110. In one embodiment, there may be more than

two chips in the reconstructed wafer structure 111, therefore any suitable singulation process like mechanical dicing, laser dicing may be used for the separation of the reconstructed wafer structure 111 into individual die. In one embodiment, the remaining portions of the intermediate straight line element 116 is completely removed.

[0022] FIG. 2A to 2C show perspective side (across cross-sectional A-A) and top views of a semiconductor structure which corresponds to a stage as shown in FIG. 1E with variations in the reinforcing structure according to one embodiment of the present invention. FIG. 2A shows a semiconductor structure which corresponds to a stage as shown in FIG. 1E including a plurality of chips 128 and a reinforcing structure 129 formed around, between and over the plurality of chips 128. The reinforcing structure 129 includes a raised ring-shaped edge element 130 surrounding the plurality of chips 128 and a plurality of intermediate straight line elements 131 formed between two of the plurality of chips 128. Further, some portions of the reinforcing structure 129 are formed over one of the respective surfaces of the plurality of chips 128.

[0023] Like in FIG. 2A, FIG. 2B shows a semiconductor structure which corresponds to a stage as shown in FIG. 1E including a plurality of chips 128 and a reinforcing structure 129 formed around, between and over the plurality of chips 128. The reinforcing structure 129 includes a raised ring-shaped edge element 130 surrounding the plurality of chips 128 and a plurality of intermediate straight line elements 131 formed between two of the plurality of chips 128. Further, some portions of the reinforcing structure 129 are formed over the plurality of chips 128. In addition to FIG. 2A, the reinforcing structure 129 in FIG. 2B further includes a raised vertical straight line element 136 (or first raised straight line element) extending from a

first edge 144 (or part) of the raised ring-shaped edge element 130 to an edge opposite to the first edge 144 of the raised ring-shaped edge element 130, the raised vertical straight line 136 formed between at least two of the plurality of chips 128. The reinforcing structure 129 may also include a raised horizontal straight line element 138 (or second raised straight line element) extending from a second edge 146 (or part) of the raised ring-shaped edge element 130 to an edge opposite to the second edge 146 of the raised ring-shaped edge element 130, the raised vertical straight line element 136 intersecting the raised horizontal straight line element 138 at one point. The raised vertical straight line element 136 is arranged substantially perpendicular to the raised horizontal straight line element 138. In another embodiment, there are more than two raised horizontal straight line elements 138 and/or raised vertical straight line elements 136, depending on requirements. Each raised vertical straight line element 136 may be arranged substantially parallel to another raised vertical straight line element 136 and each raised horizontal straight line element 138 may also be arranged substantially parallel to another raised horizontal straight line element 138. Each of the raised vertical straight line element 136 may be positioned on top of each of the intermediate straight line element 131 and each of the raised horizontal straight line element 138 may also be positioned on top of each of the intermediate straight line element 131. In one embodiment, the raised vertical straight line element 136 and the corresponding intermediate straight line element 131 may be an integrated element. Similarly, in another embodiment, the raised horizontal straight line element 138 and the corresponding intermediate straight line element 131 may be an integrated element.

[0024] Similar to FIG. 2B, FIG. 2C shows the reinforcing structure 129 which corresponds to a stage as shown in FIG. 1E including a raised ring-shaped edge element 130, a plurality of

intermediate straight line elements 131 and a plurality of raised vertical 136 and horizontal 138 straight line elements. The intermediate straight line elements 131 are arranged on the respective saw streets 140, each saw street 140 is positioned between two chips 128. Further, each of the plurality of raised vertical 136 and horizontal 138 straight line elements are positioned on top of each of the straight line elements 131. In one embodiment, the raised vertical straight line element 136 and the corresponding intermediate straight line element 131 may be an integrated element. Similarly, in another embodiment, the raised horizontal straight line element 138 and the corresponding intermediate straight line element 131 may be an integrated element. Each of the plurality of raised vertical straight line elements 136 are arranged substantially parallel to each other and each of the plurality of the raised horizontal straight line elements 138 are also arranged substantially parallel to each other. The plurality of raised vertical straight line elements 136 are arranged substantially perpendicular to the plurality of raised horizontal straight line elements 138, thereby resulting in multiple intersection points.

[0025] In an embodiment, a reinforcing structure which corresponds to a stage as shown in FIG. 1E includes a raised ring-shaped edge element, a plurality of intermediate straight line elements and a plurality of raised straight line elements extending for a short distance from an edge of the raised ring-shaped element towards a centre of the raised ring-shaped edge element. The plurality of raised straight line elements may be evenly spaced apart along the edge of the raised ring-shaped edge element.

[0026] FIG. 3A and 3B show thermo-mechanical analysis results and reconstructed wafer warpage results of a conventional semiconductor structure and a semiconductor structure with a

reinforcing structure according to one embodiment of the present invention. Thermo-mechanical analysis is used to compare the reconstructed wafer warpage due to cooling of the wafer to room temperature after molding. Commercial grade mold compound material having properties of coefficient of thermal expansion (CTE) = 8ppm/deg, CTE = 30 GPa have been used for the analysis. The size of the second support structure (reconstructed wafer) is about 8" and the thickness of the raised ring-shaped edge element is about 1mm.

[0027] FIG. 3A shows a reconstructed wafer warpage of the conventional semiconductor structure, which is about 3.426mm. As the reconstructed wafer warpage is relatively large, it may be difficult to hold on the wafer processing tools like track, lithography, physical vapor deposition (PVD), chemical vapor deposition (CVD) or on other wafer processing tool to form a redistribution layer (RDL).

[0028] FIG. 3B shows a reconstructed wafer warpage of the semiconductor structure with the reinforcing structure according to one embodiment of the present invention. The reconstructed wafer warpage of the semiconductor structure with the reinforcing structure which includes a raised ring-shaped edge element or edge stiffening rim is found to be about 1.42mm. The reconstructed wafer warpage of the semiconductor structure with the reinforcing structure is about 59% less than the reconstructed wafer warpage of the conventional semiconductor structure. The reconstructed wafer warpage can be further reduced by adding more raised straight line elements or stiffening bars on the second support structure or wafer surface.

[0029] FIG. 4 shows a plot of reconstructed wafer warpage results of a conventional semiconductor structure and a semiconductor structure with a reinforcing structure according to one embodiment of the present invention. In line with that as mentioned earlier in FIG. 3A and FIG. 3B, it is seen in FIG. 4 that the reconstructed wafer warpage of the conventional semiconductor structure is about 3.426mm and the reconstructed wafer warpage of the semiconductor structure with the reinforcing structure is about 1.42mm. The reconstructed wafer warpage of the semiconductor structure with the reinforcing structure is about 59% lesser than the reconstructed wafer warpage of the conventional semiconductor structure.

[0030] FIG. 5A and FIG. 5B show thermo-mechanical analysis results and reconstructed warpage results of a semiconductor structure with variation in rim width according to one embodiment of the present invention. In FIG. 5A and FIG. 5B, the semiconductor structure includes a reinforcing structure with a raised ring-shaped edge element or rim element. In FIG. 5A, the reconstructed wafer warpage is about 1.42mm for a rim width of about 20 mm. In FIG. 5B, the reconstructed wafer warpage is about 1.997 for a rim width of about 5 mm. From the results in FIG. 5A and FIG. 5B, it can be seen that the reconstructed wafer warpage decreases with an increase in rim width.

[0031] FIG. 6A to 6D shows thermo-mechanical results and reconstructed warpage results of a semiconductor structure with variations in rim thickness according to one embodiment of the present invention. Like in FIG. 5A and FIG. 5B, the semiconductor structure in FIG. 6A to 6D includes a reinforcing structure with a raised ring-shaped edge element or rim element. The rim width is the same in FIG. 6A to FIG. 6D and is about 5mm. In FIG. 6A, the reconstructed wafer

warpage is about 1.428 mm for a rim thickness of about 2 mm. In FIG. 6B, the reconstructed wafer warpage is about 1.103 mm for a rim thickness of about 3 mm. In FIG. 6C, the reconstructed wafer warpage is about 0.9464 mm for a rim thickness of about 4 mm. In FIG. 6D, the reconstructed wafer warpage is about 0.7512 mm for a rim thickness of about 10 mm. From the results in FIG. 6A to FIG. 6D, it can be seen that the reconstructed wafer warpage decrease with an increase in rim thickness.

[0032] FIG. 7 shows a plot of reconstructed wafer warpage results versus rim thickness according to one embodiment of the present invention. Like in FIG. 6A to FIG. 6B, the semiconductor structure in FIG. 7 includes a reinforcing structure with a raised ring-shaped edge element or rim element. The reconstructed wafer warpage decreases from about 1.997 mm to about 0.7512 mm when the rim thickness increases from about 1 mm to about 10 mm. From FIG. 7, it can also be seen that the reconstructed wafer warpage reduction is small with rim thickness greater than about 5 mm.

[0033] FIG. 8A and 8B show a perspective view of a semiconductor structure with variations in the reinforcing structure according to one embodiment of the present invention. FIG. 8A which corresponds to FIG. 2C shows a semiconductor structure with a reinforcing structure 129 similar to the one in FIG. 2C. The reinforcing structure 129 includes a raised ring-shaped edge element 130 (rim element) and a plurality of raised vertical 136 and horizontal 138 straight line elements (stiffening ribs). The plurality of raised vertical 136 and horizontal 138 straight line elements are arranged on the respective saw streets 140 on a first support structure 126, each saw street 140 is positioned between two chips 128. Each of the plurality of raised vertical straight

line elements 136 are arranged substantially parallel to each other and each of the plurality of the raised horizontal straight line elements 138 are also arranged substantially parallel to each other. The plurality of raised vertical straight line elements 136 are arranged substantially perpendicular to the plurality of raised horizontal straight line elements 138, thereby resulting in multiple intersection points.

[0034] FIG. 8B shows a semiconductor structure with a reinforcing structure 129 which includes a raised ring-shaped edge element 130 and a plurality of raised straight line elements 142 extending for a short distance from the edge of the raised ring-shaped element 130 towards the centre of the raised ring-shaped edge element 130. The plurality of raised straight line elements 142 may be evenly spaced apart along the edge of the raised ring-shaped edge element 130.

[0035] FIG. 9A and 9B show simulation results of the semiconductor structures in FIG. 8A and 8B according to one embodiment of the present invention. From the simulation results, it can be seen that the respective semiconductor structures in FIG. 8A and 8B can reduce the wafer warpage drastically.

[0036] FIG. 10 show a plot of deflection versus distance from centre of a second support structure of the semiconductor structures in FIG. 8A and 8B according to one embodiment of the present invention. It can be seen from FIG. 10 that the deflection increases as the distance from the centre of the second support structure (semiconductor wafer) is increased. It can also be seen that the deflection is slightly higher for the semiconductor structure with a reinforcing structure

which includes only the raised ring-shaped edge element as compared to the semiconductor structure with a reinforcing structure which includes both the raised ring-shaped edge element and the plurality of horizontal and vertical straight line elements.

[0037] In the following description, further aspects of embodiments of the present invention will be explained.

[0038] According to one embodiment of the present invention, a solution to reduce reconstructed wafer warpage is provided.

[0039] According to one embodiment of the present invention, a semiconductor structure which has a semiconductor chip or a few semiconductor chips with copper post terminals and a rewiring layer is disclosed. The semiconductor structure may be embedded in polymer or plastic composition. Solder bumps are laid over the rewiring layer to make the electrical interconnections. The structure and method of embedding the die enables a wafer level reconstruction of the wafer and conventional wafer level processing can be carried over it. The redistributed layer enables the removal of wire bonds or flip chip interconnects and as well as electrically link the different semiconductor chips and components. The copper post with pre-designed heights enables the stacking of the chip in the embedded modules with the same available space.

[0040] According to one embodiment of the present invention, a novel method of embedding multiple semiconductor chips in wafer level with extremely low warpage is disclosed. The

method enables miniaturization of electronics package in two dimensional (2D) as well as in three-dimensional (3D) by reducing the package thickness.

[0041] According to one embodiment of the present invention, the method also has advantages in terms of embedding simultaneously other actives, passives, and other package structures like heat spreader, Antenna, EMI shield for example.

[0042] According to one embodiment of the present invention, the reinforcing structure further includes at least one first raised straight line element extending from a first part of the outer surrounding element to a part opposite to the first part of the outer surrounding element, the at least one first raised straight line element further formed between at least two of the plurality of chips.

[0043] According to one embodiment of the present invention, the reinforcing structure further includes at least one second raised straight line element extending from a second part of the outer surrounding element to a part opposite to the second part of the outer surrounding element, the at least one second raised straight line element further formed between at least two of the plurality of chips.

[0044] According to one embodiment of the present invention, the at least one first raised straight line element is arranged perpendicular to the at least one second raised straight line element.

[0045] According to one embodiment of the present invention, the semiconductor structure further includes a second support structure, wherein the first support structure is formed on the second support structure.

[0046] According to one embodiment of the present invention, the first support structure includes an adhesive layer.

[0047] According to one embodiment of the present invention, the second support structure includes an edge support structure, a semiconductor wafer or glass.

[0048] According to one embodiment of the present invention, each of the plurality of chips includes an integrated circuit.

[0049] According to one embodiment of the present invention, each of the plurality of chips includes at least one chip pad.

[0050] According to one embodiment of the present invention, each of the plurality of chips is positioned with the at least one chip pad in contact with the first support structure.

[0051] According to one embodiment of the present invention, the reinforcing structure includes a molding material.

[0052] According to one embodiment of the present invention, the raised edge element comprises a ring-shaped element.

[0053] According to one embodiment of the present invention, the reinforcing structure further includes at least one intermediate straight line element formed between at least two of the plurality of chips.

[0054] According to one embodiment of the present invention, the reinforcing structure further includes at least one third straight raised line element partially extending from a third part of the outer surrounding element towards a centre of the outer surrounding element.

[0055] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure includes forming the reinforcing structure such that the reinforcing structure further comprises at least one first raised straight line element extending from a first part of the outer surrounding element to a part opposite to the first part of the outer surrounding element, the at least one first raised straight line element further formed between at least two of the plurality of chips.

[0056] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure includes forming the reinforcing structure such that the reinforcing structure further comprises at least one second raised straight line element extending from a second part of the outer surrounding element to a part opposite to the second part of the outer surrounding element, the at least one second raised straight line element further formed between at least two of the plurality of chips.

[0057] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure includes forming the reinforcing structure such that the at least one first raised straight line element is arranged perpendicular to the at least one second raised straight line element.

[0058] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure further includes forming the first support structure on a second support structure before forming the plurality of chips on the first support structure.

[0059] According to one embodiment of the present invention, each of the plurality of chips comprises at least one chip pad.

[0060] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure further includes forming the plurality of chips with the at least one chip pad in contact with the first support structure.

[0061] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure further includes removing the first support structure after forming the reinforcing structure.

[0062] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure further includes forming a dielectric layer on an exposed surface of the

plurality of chips after removing the first support structure, the dielectric layer being in contact with the at least one chip pad.

[0063] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure further includes forming at least one opening in the dielectric layer until the at least one chip pad is exposed.

[0064] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure further includes depositing a conductive material into the at least one opening formed in the dielectric layer, the conductive material being in contact with the at least one chip pad.

[0065] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure further includes forming a solder material on the conductive material.

[0066] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure further includes removing the reinforcing structure along the edge of the first support structure after having formed the solder material on the conductive material.

[0067] According to one embodiment of the present invention, a method of manufacturing a semiconductor structure further includes separating each of the plurality of chips after removing the reinforcing structure along the edge of the first support structure.

[0068] According to one embodiment of the present invention, the method of manufacturing a semiconductor structure further includes forming the reinforcing structure such that the reinforcing structure further comprises at least one intermediate straight line element formed between at least two of the plurality of chips.

[0069] According to one embodiment of the present invention, the method of manufacturing a semiconductor structure further includes forming the reinforcing structure such that the reinforcing structure further comprises at least one third raised straight line element partially extending from a third part of the outer surrounding element towards a centre of the outer surrounding element.

[0070] While the invention has been particularly shown and described with reference to specific embodiments, it should be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention as defined by the appended claims. The scope of the invention is thus indicated by the appended claims and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced.

Claims

What is claimed is:

1. A semiconductor structure comprising:

a first support structure;

a plurality of chips formed on the first support structure; and

a reinforcing structure formed on the first support structure, the reinforcing structure comprising an outer surrounding element;

which at least partially surrounds the plurality of chips and extends from a surface of the first support structure to a height higher than each of the plurality of chips.

2. The semiconductor structure according to claim 1, wherein the reinforcing structure further comprises at least one first raised straight line element extending from a first part of the outer surrounding element to a part opposite to the first part of the outer surrounding element, the at least one first raised straight line element further formed between at least two of the plurality of chips.
3. The semiconductor structure according to claim 2, wherein the reinforcing structure further comprises at least one second raised straight line element extending from a second part of the outer surrounding element to a part opposite to the second part of the outer surrounding element, the at least one second raised straight line element further formed between at least two of the plurality of chips.
4. The semiconductor structure according to claim 3, wherein the at least one first raised straight line element is arranged perpendicular to the at least one second raised straight line element.

5. The semiconductor structure according to claim 1, further comprising a second support structure, wherein the first support structure is formed on the second support structure.
6. The semiconductor structure according to claim 1, wherein the first support structure comprises an adhesive layer.
7. The semiconductor structure according to claim 5, wherein the second support structure comprises an edge support structure, a semiconductor wafer or glass.
8. The semiconductor structure according to claim 1, wherein each of the plurality of chips comprises an integrated circuit.
9. The semiconductor structure according to claim 1, wherein each of the plurality of chips comprises at least one chip pad.
10. The semiconductor structure according to claim 9, wherein each of the plurality of chips is positioned with the at least one chip pad in contact with the first support structure.
11. The semiconductor structure according to claim 1, wherein the reinforcing structure comprises a molding material.
12. The semiconductor structure according to claim 1, wherein the raised edge element comprises a ring-shaped element.
13. The semiconductor structure according to claim 1, wherein the reinforcing structure further comprises at least one intermediate straight line element formed between at least two of the plurality of chips.
14. The semiconductor structure according to claim 1, wherein the reinforcing structure further comprises at least one third straight raised line element partially extending from a

third part of the outer surrounding element towards a centre of the outer surrounding element.

15. A method of manufacturing a semiconductor structure, comprising :

forming a plurality of chips on a first support structure;
forming a reinforcing structure on the first support structure;

wherein the reinforcing structure is formed such that the reinforcing structure comprises an outer surrounding element which at least partially surrounds the plurality of chips and extends from a surface of the first support structure to a height higher than each of the plurality of chips.

16. The method according to claim 15, comprising forming the reinforcing structure such that the reinforcing structure further comprises at least one raised first raised straight line element extending from a first part of the outer surrounding element to a part opposite to the first part of the outer surrounding element, the at least one first raised straight line element further formed between at least two of the plurality of chips.

17. The method according to claim 16, comprising forming the reinforcing structure such that the reinforcing structure further comprises at least one second raised straight line element extending from a second part of the outer surrounding element to a part opposite to the second part of the outer surrounding element, the at least one second raised straight line element further formed between at least two of the plurality of chips.

18. The method according to claim 17, comprising forming the reinforcing structure such that the at least one first raised straight line element is arranged perpendicular to the at least one second raised straight line element.

19. The method according to claim 15, further comprising forming the first support structure on a second support structure before forming the plurality of chips on the first support structure.
20. The method according to claim 19, wherein each of the plurality of chips comprises at least one chip pad.
21. The method according to claim 20, further comprising forming the plurality of chips with the at least one chip pad in contact with the first support structure.
22. The method according to claim 21, further comprising removing the first support structure after forming the reinforcing structure.
23. The method according to claim 22, further comprising forming a dielectric layer on an exposed surface of the plurality of chips after removing the first support structure, the dielectric layer being in contact with the at least one chip pad.
24. The method according to claim 23, further comprising forming at least one opening in the dielectric layer until the at least one chip pad is exposed.
25. The method according to claim 24, further comprising depositing a conductive material into the at least one opening formed in the dielectric layer, the conductive material being in contact with the at least one chip pad.
26. The method according to claim 25, further comprising forming a solder material on the conductive material.
27. The method according to claim 26, further comprising removing the reinforcing structure along the edge of the first support structure after having formed the solder material on the conductive material.

28. The method according to claim 27, further comprising separating each of the plurality of chips after removing the reinforcing structure along the edge of the first support structure.
29. The method according to claim 15, further comprising forming the reinforcing structure such that the reinforcing structure further comprises at least one intermediate straight line element formed between at least two of the plurality of chips.
30. The method according to claim 15, further comprising forming the reinforcing structure such that the reinforcing structure further comprises at least one third raised straight line element partially extending from a third part of the outer surrounding element towards a centre of the outer surrounding element.



Figure 1A - Adhesive Tape




Figure 1B - First Chip Attachment




Figure 1C - Second Chip Attachment




Figure 1D - Wafer/Panel level Molding












Figure 1E - Tape Removal








Figure 3A Case 1 (Conventional Molding)




Figure 3B Case 2 (With stiffening rim)




Figure 4




Figure 5A **Warpage = 1.42mm for rim width = 20mm**






Figure 5B **Warpage = 1.997mm for rim width = 5mm**

Figure 6A




Warpage = 1.428 mm for molding rim thickness = 2mm, width 5mm

Figure 6B




Warpage = 1.103 mm for molding rim thickness = 3mm, width 5mm

Figure 6C



Warpage = 0.9464mm for molding rim thickness = 4mm, width 5mm

Figure 6D



Warpage = 0.7512 mm for molding rim thickness = 10mm, width 5mm




Figure 7




Figure 8A






Figure 8B



DESIGN A

Figure 9A



DESIGN B

Figure 9B

Warpage result




Figure 10

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SG2008/000194

A. CLASSIFICATION OF SUBJECT MATTER		
HOIL 21/822 (2006.01) HOIL 27/00 (2006.01) H05K 1/00 (2006.01)		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) DWJP- IPC HOIL and Keywords (semiconductor, plurality, chips, reinforce, raised, surround) and like terms.		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2007/0257345 A1 (FAN ET AL) 8 November 2007 Fig 1-4, Paragraph 4,19 and 20	1,5-10,12
X	Fig 1-4, Paragraph 4,19 and 20	15,19-21
Y	Fig 1-4, Paragraph 4,19	2-4,11,13,
Y	Fig 1-4, Paragraph 4,19	16-18,22-26,27-29
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C <input checked="" type="checkbox"/> See patent family annex		
* Special categories of cited documents:		
"A"	document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E"	earlier application or patent but published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O"	document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P"	document published prior to the international filing date but later than the priority date claimed	
Date of the actual completion of the international search 16 July 2008		Date of mailing of the international search report 2 1 JUL 2008
Name and mailing address of the ISA/AU AUSTRALIAN PATENT OFFICE PO BOX 200, WODEN ACT 2606, AUSTRALIA E-mail address: pct@ipaaustralia.gov.au Facsimile No. +61 2 6283 7999		Authorized officer Shu-Yen Lee AUSTRALIAN PATENT OFFICE (ISO 9001 Quality Certified Service) Telephone No : (02) 6283 2571

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	Korean Patent Abstract KR 1020040041332 (SAMSUNG ELECTRONICS CO. LTD) 17 May 2004 Abstract	2-4,13,16-18,29
Y	US 2005/001 1668 A1 (HWANG ET AL) 20 January 2005 Paragraph 12	11
Y	US 2007/0065653 A1 (MEGURO ET AL) 22 March 2007 Paragraphs 39-41, 222. Figure 34e.	22-28
A	US 2004/01 18500 A1 (WANG) 24 June 2004 Whole document	1-30
A	US 2006/0151875 A1 (LDSF ET AL) 13 July 2006 Whole document	1-30
A	Patent Abstracts of Japan JP 2005317732 A (DAINIPPON PRINTING CO LTD) 10 November 2005 Abstract	1-30
A	Patent Abstracts of Japan JP 2003332406 A (HITACHI HIGH-TECH INSTRUMENTS CO LTD) 21 November 2003 Abstract	1-30
A	Patent Abstracts of Japan JP 2006332344 A (MATSUSHITA ELECTRIC IND CO LTD) 7 December 2006 Abstract	1-30
A	Patent Abstracts of Japan JP 2006125859 (JSR CORPORATION) 18 May 2006 Abstract	1-30
	Note regarding "Y" citations, documents US 2007/0257345 and KR 1020040041332 can be combined in relation to claims 2-4, 13, 16-18 and 29, documents US 2007/0257345 and US 2005/001 1668 can be combined in relation to claim 11 and documents US 2007/0257345 and US 2007/0065653 can be combined in relation to claims 24-28.	

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/SG2008/000194

This Annex lists the known "A" publication level patent family members relating to the patent documents cited in the above-mentioned international search report. The Australian Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent Document Cited in Search Report		Patent Family Member			
US	2007257345				
JP	2006125859				
KR	020040041332/1				
US	2005011668	JP	2005039267	KR	2005000937
		US	2008083561	US	7323642
us	2007065653	JP	2004179345	KR	2004004765
		us	2004099943	US	7157311
us	2004118500	us	7025848		
us	2006151875	us	7268440		
JP	2005317732				
JP	20032332406				
JP	2006332344				
Due to data integration issues this family listing may not include 10 digit Australian applications filed since May 2001.					
END OF ANNEX					