



(72) VORBACH, MARTIN, DE

(72) MÜNCH, ROBERT, DE

(71) PACT INFORMATIONSTECHNOLOGIE GMBH, DE

(51) Int.Cl.⁶ G06F 15/78, H03K 19/177

(30) 1996/12/20 (196 54 595.1) DE

(54) **SYSTEME DE BUS IO ET A MEMOIRE POUR DFP ET UNITES A
STRUCTURES CELLULAIRES PROGRAMMABLES
BIDIMENSIONNELLES OU MULTIDIMENSIONNELLES**

(54) **IO- AND MEMORY BUS SYSTEM FOR DFPs AS UNITS WITH
TWO- OR MULTI-DimensionALLY PROGRAMMABLE
CELL STRUCTURES**

(57) L'invention a pour objet un système de bus fabriqué en réunissant plusieurs conducteurs individuels ou bus ou bus partiels à l'intérieur d'une unité du type DFP, FPGA, DPGA, ainsi que toutes les unités à structures cellulaires programmables bidimensionnelles ou multidimensionnelles, système par l'intermédiaire duquel les unités peuvent être rassemblées en plusieurs et/ou peuvent être connectées à une mémoire et/ou une périphérie.

(57) The invention relates to a bus system produced by concentrating individual conductors or buses within a unit of the type DFP, FPGA, DPGA, as well as all units with two- or multi-dimensionally programmable cell structure, and via which the units can be assembled to form several and/or can be connected to a memory and/or a periphery.



PCT
WELTORGANISATION FÜR GEISTIGES EIGENTUM
Internationales Büro
INTERNATIONALE ANMELDUNG VERÖFFENTLICHT NACH DEM VERTRAG ÜBER DIE
INTERNATIONALE ZUSAMMENARBEIT AUF DEM GEBIET DES PATENTWESENS (PCT)

<p>(51) Internationale Patentklassifikation ⁶ : G06F 15/78, H03K 19/177</p>	<p>A1</p>	<p>(11) Internationale Veröffentlichungsnummer: WO 98/28697</p> <p>(43) Internationales Veröffentlichungsdatum: 2. Juli 1998 (02.07.98)</p>
<p>(21) Internationales Aktenzeichen: PCT/DE97/03013</p> <p>(22) Internationales Anmeldedatum: 21. Dezember 1997 (21.12.97)</p> <p>(30) Prioritätsdaten: 196 54 595.1 20. Dezember 1996 (20.12.96) DE</p> <p>(71) Anmelder (für alle Bestimmungsstaaten ausser US): PACT INFORMATIONSTECHNOLOGIE GMBH [DE/DE]; Thele- mannstrasse 15, D-81545 München (DE).</p> <p>(72) Erfinder; und (75) Erfinder/Anmelder (nur für US): VORBACH, Martin [DE/DE]; Hagebuttenweg 36, D-76149 Karlsruhe (DE). MÜNCH, Robert [DE/DE]; Hagebuttenweg 36, D-76149 Karlsruhe (DE).</p>	<p>(81) Bestimmungsstaaten: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO Patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), eurasisches Patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), europäisches Patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI Patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).</p> <p>Veröffentlicht <i>Mit internationalem Recherchenbericht. Vor Ablauf der für Änderungen der Ansprüche zugelassenen Frist. Veröffentlichung wird wiederholt falls Änderungen eintreffen.</i></p>	
<p>(54) Title: IO- AND MEMORY BUS SYSTEM FOR DFPs AS UNITS WITH TWO- OR MULTI-Dimensionally PROGRAMMABLE CELL STRUCTURES</p> <p>(54) Bezeichnung: IO- UND SPEICHERBUSSYSTEM FÜR DFPs SOWIE BAUSTEINE MIT ZWEI- ODER MEHRDIMENSIONALEN PROGRAMMIERBAREN ZELLSTRUKTUREN</p> <p>(57) Abstract</p> <p>The invention relates to a bus system produced by concentrating individual conductors or buses within a unit of the type DFP, FPGA, DPGA, as well as all units with two- or multi-dimensionally programmable cell structure, and via which the units can be assembled to form several and/or can be connected to a memory and/or a periphery.</p> <p>(57) Zusammenfassung</p> <p>Es wird ein Bussystem vorgeschlagen, das durch Bündelung mehrerer einzelner Leitungen oder Busse oder Teilbusse innerhalb eines Bausteines der Gattung DFP, FPGA, DPGA, sowie allen Bausteinen mit zwei- oder mehrdimensionaler programmierbarer Zellstruktur hergestellt ist, und über welches die Bausteine zu Mehreren zusammengefaßt werden können und/oder Speicher und/oder Peripherie anschließbar sind/ist.</p>		

**FILE, P1N IN THIS AMENDED
TEXT TRANSLATION**

[2885/22]

**I/O AND MEMORY BUS SYSTEM FOR DFPS AND UNITS WITH TWO- OR MULTI-
DIMENSIONAL PROGRAMMABLE CELL ARCHITECTURES****1. Background of the Invention****1.1 Background Art****5 1.1.1 ... in DFP-based Systems**

In DFPS according to German Patent 44 16 881 A1, the lines of each edge cell, i.e., a cell at the edge of a cell array, often in direct contact with the terminals of the unit, lead outward via the terminals of the unit. The lines do not have any specific function, and instead they assume the function written in the edge cells. If several DFPS are interconnected, all terminals are connected to form a matrix. For internal data transfer, the unit has individual lines for bit-by-bit transfer of data. The user is responsible for bundling the lines into bus systems. Control of external units, regardless of whether they are memories, peripherals or additional DFPS, must also be implemented by the user.

20 1.1.2 ... in systems with two- or multi-dimensional programmable cell architectures (FPGAs, DPGAs)

In systems with two- or multi-dimensional programmable cell architectures (FPGAs, DPGAs), a certain subset of internal bus systems and lines of the edge CELLS is connected to the outside via the unit terminals. The lines do not have any specific function, and instead they assume the function written in the edge cells. If several FPGAs/DPGAs are interconnected, the terminals assume the function implemented in the hardware or software. As is

known from U.S. Patent No. 5,570,040, individual conductors lead from the cell array to fixedly implemented IO drivers and from the IO drivers to the cell array. These conductors are not bundled but instead operate bit-by-bit. The IO drivers do not have any dedicated structures for generating addresses for memories or peripherals or for supporting communication protocols between similar units of the FPGA or DPGA type.

1.2 Problems

1.2.1 ... in DFP-based Systems

The wiring complexity for peripherals or for interconnecting DFPs is very high, because the programmer must also ensure at the same time that the respective functions are integrated into the cells of the DFP(s). For connecting a memory, a memory management unit must be integrated into the unit. For connecting peripherals, they must be supported, just as cascading of DFPs must be similarly taken into account. This is relatively complicated, and at the same time, space in the unit is lost for the respective implementations.

1.2.2 ... in systems with two- or multi-dimensional programmable cell architectures (FPGAs, DPGAs)

The above also applies to FPGAs and DPGAs, in particular when they are used for implementation of algorithms and when they work as arithmetic (co)processors.

1.3 Improvement through the invention; object

The wiring complexity, in particular the number of unit terminals, is greatly reduced. A uniform bus system operates without any

special consideration by a programmer. There is permanent implementation of the bus system control. Memories and peripherals can be connected to the bus system without any special measures. Likewise, units can be cascaded with the help of the bus system.

5

2. Description of the Invention

2.1 Overview of the Invention, Abstract

10 The present invention describes a general bus system which combines a number of internal lines and leads them as a bundle to the terminals. The bus system control is predefined and does not require any influence by the programmer. Any number of memories, peripherals or other units can be connected to the bus system (for
15 cascading). Details and specific embodiments as well as features of the bus system according to this invention are the object of the patent claims.

2.2 Detailed Description of the Invention

20

The following description encompasses several architectures which are conventionally controlled and configured by a primary logic unit, as in DFPs, FPGAs, DPGAs, etc. Parts of the primary logic unit may be integrated on the unit. As an alternative, there is
25 the possibility (Figures 6, 7) of dynamically controlling or reconfiguring the architectures directly through the unit itself. The architectures may be implemented in a permanent form on the unit, or they may be created only by configuring and possibly combining multiple logic cells, i.e., configurable cells which
30 fulfill simple logic or arithmetic functions according to their configuration (cf. DFP, FPGA, DPGA).

2.2.1 Bundling Internal Lines

To obtain appropriate bus architectures, a plurality of internal lines are combined in buses (I-BUS_n, where n denotes the number of the bus). The lines may be internal bus systems or lines of the edge cells. For write access to the external bus (E-Bus) over clocked latches or registers (I-GATE-REG), the individual buses are connected to gates that function as switches to the E-BUS. Such a unit is called an OUTPUT CELL. Access to the E-BUS takes place in such a way that the individual latches are switched via the gates to the common E-BUS. Only one gate is always open. Each I-BUS_n has a unique identification number (n: e.g., I-BUS₁, I-BUS₉₇₆, ...).

For read access, the incoming E-BUS is stored temporarily in clocked latches or registers (E-GATE-REG) and then distributed over the gates to the I-BUS_n. Such a unit is called an INPUT CELL. Pick-up from the E-BUS takes place in such a way that an E-BUS transfer is written into one or more E-GATE-REGs. The E-GATE-REGs can then be switched either individually or together to their internal bus systems.

Read-write access can take place in any order. Under some circumstances, it is appropriate to subdivide the internal buses I-BUS_n into two groups, writing output buses IO-BUS_n and reading input buses II-BUS_n.

2.2.2 Address generation

For most access to external units, it is necessary to generate addresses for selecting a unit or parts of a unit. The addresses may be permanent, i.e., they do not change (this is the case especially with peripheral addresses) or the addresses may change

by (usually) fixed values with each access (this is the case especially with memory addresses). For generating the addresses, there are programmable counters for read access and programmable counters for write access. The counters are set at a base value by the primary logic unit, which is the unit that configures the configurable units (DFPs, FPGAs, DPGAs, etc.) based on cell architecture. With each access to the gate, the counter is incremented or decremented by a value defined by the primary logic unit, depending on the setting. Likewise, each counter can also be used as a register, which means that counting is not performed with each access, and the value set in the counter is unchanged. The value of the counter belonging to the gate is assigned as an address to each bus transfer. The counter is set by a setting register (MODE PLUREG) to which the primary logic unit has write access.

2.2.3 Masks and States

Each gate is assigned a number of bits in MODE PLUREG which is described below, indicating whether the gate is active or is skipped by the controller, i.e., is masked out (MASK). This means that the gate is skipped in running through all gates to connect to the respective bus system.

The following mask records are conceivable:

- always skip the INPUT/OUTPUT CELL,
- skip the INPUT/OUTPUT CELL only in writing,
- skip the INPUT/OUTPUT CELL only in reading if the E-BUS MASTER has not accessed the INPUT/OUTPUT CELL,
- never skip the INPUT/OUTPUT CELL.

Each gate is assigned a state register which may be designed as an

RS flip-flop. This register indicates whether data has been written into the register belonging to the gate.

2.2.4 MODE PLUREG

5

The MODE PLUREG can be written and read by the primary logic unit. It serves to set the bus system.

10

One possible MODE PLUREG architecture from the standpoint of the primary logic unit:

Bit 1-m	Bit k-1	Bit 2-k	Bit 1	Bit 0
Mask	Predefined value	Increment	0 = additive counting 1 = subtractive counting	0 = register 1 = counter
Masking	Settings for address generator			

15

2.2.5 Description of the INPUT CELL

20

A distinction is made according to whether data goes from the E-BUS to the unit (the component required for this is called an INPUT CELL) or whether data goes from the unit to the E-BUS (the component required for this is called an OUTPUT CELL).

25

An INPUT CELL may be designed as follows. A latch (I-GATE-REG) which is controlled either by the external E-BUS MASTER or the internal state machine serves as a buffer for the data received from the E-BUS. The clock pulse of the latch is sent to (for example) an RS flip-flop (SET-REG) which retains access to the I-GATE-REG. Downstream from the I-GATE-REG is a gate (I-GATE) which is controlled by the state machine. The data goes from the I-GATE-

REG to the I(I)-BUSn via the I-GATE.

There is also a programmable incrementer/decrementer in the INPUT CELL. It can be controlled by the state machine after each active
 5 read access to the E-BUS to increment or decrement an adjustable value. It can also serve as a simple register. This counter generates the addresses for bus access where the unit is E-BUS MASTER. The addresses are sent to the E-BUS via a gate (ADR-GATE). The ADR-REG is controlled by the state machine.

10

The E-BUS MASTER can poll the state of the SET-REG via another gate (STATE-GATE). Each INPUT CELL has a MODE PLUREG in which the primary logic unit configures the counter and turns the INPUT CELL on or off (masks it).

15

2.2.6 Description of the OUTPUT CELL

An OUTPUT CELL may be configured as follows. A latch (E-GATE-REG) which is controlled by the internal state machine provides buffer
 20 storage for the data obtained from the I-BUS.

In addition, a programmable incrementer/decrementer is provided in the OUTPUT CELL. The clock signal of the latch is sent to (for example) an RS flip-flop (SET-REG) which retains access to the E-
 25 GATE-REG. It can be controlled by the state machine after each read access to the E-BUS to increment or decrement a selectable value. It can also function as a simple register. This counter generates the addresses for bus access in which the unit is E-BUS MASTER.

30

The data of the E-GATE-REG, the addresses and the state of the SET-REG are sent to the [E-BUS] via a gate (E-GATE) which is controlled either by the external E-BUS MASTER or the internal

state machine. Each OUTPUT CELL has a MODE PLUREG in which the primary logic unit configures the counter and turns the OUTPUT CELL on and off (masks it).

5 2.2.7 Controlling the Bus System

At a higher level than the individual gates, address generators and masks, there is a controller consisting of a simple, known state machine. Two operating modes are differentiated:

10

1. An active mode in which the state machine controls the internal bus (I-BUS) and the external bus (E-BUS). This mode is called E-BUS MASTER because the state machine has control of the E-BUS.

15 2. A passive mode in which the state machine controls only the internal bus (I-BUS). The E-BUS is controlled by another external unit. The state machine reacts in this mode to the requirements of the external E-BUS MASTER. This mode of operation is called E-BUS SLAVE.

20

The controller manages the E-BUS protocol. The sequence differs according to whether the controller is functioning in E-BUS MASTER or E-BUS SLAVE mode. No bus protocol is described in this paper, because a number of known protocols can be implemented.

25

2.2.8 E-BUS MASTER and E-BUS SLAVE, EB-REG

The E-BUS control register (EB-REG) is provided to manage the data traffic on the E-BUS. It is connected in series with the gates and
30 can be addressed and operated from the E-BUS. The data exchange can be regulated through the following records:

I-WRITE: indicates that the I-BUS is written completely into the
INPUT/OUTPUT CELLS,

I-READ: indicates that the I-BUS has completely read the
INPUT/OUTPUT CELLS,

5 E-WRITE: indicates that the E-BUS has been written completely into
the INPUT/OUTPUT CELLS,

E-READ: indicates that the E-BUS has completely read the
INPUT/OUTPUT CELLS.

10 The EB-REG is always active only on the side of the E-BUS SLAVE,
and the E-BUS MASTER has read-write access to it.

→ All I-... records are written by E-BUS SLAVE and read by E-
BUS MASTER.

15 → All E-... records are written by E-BUS MASTER and read by E-
BUS SLAVE.

An E-BUS SLAVE can request control of the E-BUS by setting the REQ
MASTER bit in its EB-REG. If the E-BUS MASTER recognizes the REQ
20 MASTER bit, it must relinquish the bus control as soon as
possible. It does this by setting the MASTER bit in the EB-REG of
an E-BUS SLAVE. It then immediately switches the E-BUS to passive
mode. The old E-BUS SLAVE becomes the new E-BUS MASTER, and the
old E-BUS MASTER becomes the new E-BUS SLAVE. The new E-BUS MASTER
25 assumes control of the E-BUS. To recognize the first E-BUS MASTER
after a RESET of the system, there is a terminal on each unit
which indicates by the preset polarity whether the unit is E-BUS
MASTER or E-BUS SLAVE after a RESET. The MASTER record in the EB-
REG can also be set and reset by the primary logic unit. The
30 primary logic unit must be sure that there are no bus collisions
on the EB-BUS and that no ongoing transfers are interrupted.

2.2.9 E-BUS MASTER writes data to E-BUS SLAVE

The E-BUS MASTER can write data to the E-BUS SLAVE as follows:

- The data transfer begins when the state machine of the E-BUS MASTER selects an OUTPUT CELL that is not masked out.
- 5 → Data has already been stored in the I-GATE REG, depending on the design of the state machine, or the data is stored now.
- The gate is activated.
- The valid read address is transferred to the bus.
- The data goes to the E-BUS and is stored in the E-GATE
10 REG of the E-BUS SLAVE.
- The SET-REG in the E-BUS SLAVE is thus activated.
- The gate in the E-BUS MASTER is deactivated.
- The address counter generates the address for the next access.
- 15 → The transfer is terminated for the E-BUS MASTER.

There are two possible embodiments of the E-BUS SLAVE for transferring data from the bus to the unit:

- 20 1. The data gate is always open and the data goes directly from the E-GATE-REG to the I-BUSn.
- 2. The state machine recognizes that SET-REG is activated, and it activates the gate, so that SET-REG can be reset.
- 25 The E-BUS MASTER can notify the E-BUS SLAVE when a complete bus cycle is terminated (a bus cycle is defined as the transfer of multiple data strings to different E-GATE-REGs, where each E-GATE-REG may be addressed exactly once).
- 30 → The E-BUS MASTER sets the E-WRITE bit in the EB-REG of the E-BUS SLAVE at the end of a bus cycle.
- The E-BUS SLAVE can respond by polling the INPUT CELLS.
- When it has polled all the INPUT CELLS, it sets the I-READ

bit in its EB-REG.

- It then resets E-WRITE and all the SET-REGs of the INPUT CELLS.
- The E-BUS MASTER can poll I-READ and begin a new bus cycle after its activation.
- I-READ is reset by E-WRITE being written or the first bus transfer.

The E-BUS SLAVE can analyze whether the INPUT CELLS can/must be read again on the basis of the status of the EB-REG or the individual SET-REGs of the INPUT CELLS.

2.2.10 E-BUS MASTER reads data from E-BUS SLAVE

From the standpoint of the E-BUS MASTER, there are two basic methods of reading data from the E-BUS SLAVE:

1. Method by which E-BUS data goes directly to I-BUS:

- The data transfer begins with the state machine of the E-BUS MASTER selecting an INPUT CELL which is not masked out.
- I-GATE and ADR-GATE are activated.
- The valid read address is transferred to the bus.
- I-GATE-REG is transparent, i.e., it allows the data through to the I-BUSn.
- The gate in the E-BUS MASTER is deactivated.
- The address counter generates the address for the next access.
- The transfer is terminated for the E-BUS MASTER.

2. Method by which E-BUS data is stored temporarily in I-GATE-REG:

- The data transfer begins with the state machine of the E-BUS MASTER selecting an INPUT CELL which is not masked out.
- I-GATE and ADR-GATE are activated.
- The valid read address is transferred to the bus.
- 5 → I-GATE-REG stores the data.
- The gate in the E-BUS MASTER is deactivated.
- The address counter generates the address for the next access.
- The E-BUS transfer is terminated for the E-BUS MASTER.
- 10 → All INPUT CELLS involved in the E-BUS transfer, which can be ascertained on the basis of the masks in the MODE PLUREG or the state of the SET-REG, are run through and the data is transferred to the respective I-BUS.
- 15 For the E-BUS SLAVE, the access is as follows:
 - The gate is activated by the E-BUS.
 - The data and the state of any SET-REG that may be present go to the E-BUS.
- 20 → The gate is deactivated.

The E-BUS MASTER can notify the E-BUS SLAVE when a complete bus cycle is terminated.

- 25 → To do so, at the end of a bus cycle, the E-BUS MASTER sets the E-READ bit in the EB-REG of the E-BUS SLAVE.
- E-BUS SLAVE can react by writing to the OUTPUT CELLS anew.
- When it has polled all the OUTPUT CELLS, it sets the I-WRITE bit in its EB-REG.
- 30 → In doing so, it resets E-READ and all the SET-REGs of the OUTPUT CELLS.
- The E-BUS MASTER can poll I-WRITE and begin a new bus cycle after its activation.

→ I-WRITE is reset by writing E-READ or the first bus transfer.

E-BUS SLAVE can evaluate on the basis of the state of the EB-REG or the individual SET-REGs of the OUTPUT CELLS whether the OUTPUT
5 CELLS can/must be written anew.

2.2.11 Connection of Memories and Peripherals, Cascading

In addition to cascading identical units (DFPs, FPGAs, DPGAs),
10 memories and peripherals can also be connected as lower-level
SLAVE units (SLAVE) to the bus system described here. Memories and
peripherals as well as other units (DFPs, FPGAs) can be combined
here. Each connected SLAVE analyzes the addresses on the bus and
recognizes independently whether it has been addressed. In these
15 modes, the unit addressing the memory or the peripheral, i.e., the
SLAVE units, is the bus MASTER (MASTER), i.e., the unit controls
the bus and the data transfer. The exception is intelligent
peripheral units, such as SCSI controllers that can initiate and
execute transfers independently and therefore are E-BUS MASTERS.

20

2.2.12 Abstract

Through the method described here, bus systems can be connected
easily and efficiently to DFPS and FPGAs. Both memories and
25 peripherals as well as other units of the types mentioned above
can be connected over the bus systems.

The bus system need not be implemented exclusively in DFPS, FPGAs
and DPGAs. Hybrid operation of this bus system with traditional
30 unit terminal architectures is of course possible. Thus the
advantages of the respective technique can be utilized optimally.

Other sequencing methods are also conceivable for the bus system

described here. However, they will not be detailed here because they are free embodiment options that do not depend on the basic principle described here.

5 3. Brief Description of the Diagrams

Figure 1: Drawing of a basic unit as a type A FPGA

Figure 2: Drawing of a basic unit as a type B FPGA

Figure 3: Drawing of a basic unit as a DFP

10 Figure 4: Line bundling in FPGAs

Figure 5: Line bundling in DFPs

Figure 6: An OUTPUT CELL

Figure 7: An INPUT CELL

Figure 8: Address generation

15 Figure 9: Complete bus system with controller

Figure 10: Connection of memories and peripherals

Figure 11: EB-REG

Figure 12: Embodiment

Figure 13: Embodiment 2

20 Figure 14: Bus IO of the second embodiment

Figure 15a: Address generator of the second embodiment

Figure 15b: Alternative address generator, generating
end-of-data identification

Figure 15c: Function sequence with the address generator
25 with end-of-data identification

Figure 16: Interaction of two segments in indirect
addressing

Figure 17: State machine for indirect addressing

30

4. Detailed Description of the Diagrams

Figure 1 shows a known FPGA, where 0101 represents the internal

bus systems, 0102 includes one or more FPGA cells. 0103 denotes subbuses which are a subset of 0101 and are connected to 0101 via switches (crossbars). 0103 can also manage internal data of 0102 that is not switched to 0101. The FPGA cells are arranged in a two-dimensional array. 0104 is an edge cell located at the edge of the array and is thus in direct proximity to the terminals at the edge of the unit.

Figure 2 shows another known FPGA. This embodiment does not work with bus systems like 0101 but instead mainly with next-neighbor connections (0201), which are direct connections from an FPGA cell (0203) to a neighboring cell. There may nevertheless be global bus systems (0202), although they are not very wide. The FPGA cells or a group of FPGA cells have a connection to 0202. The FPGA cells are arranged in a two-dimensional array. 0204 is an edge cell located at the edge of the array and thus in close proximity to the terminals at the edge of the unit.

Figure 3 shows a DFP according to German Patent No 196 51 075.9. PAE cells (0303) are wired to the bus systems (0301) via a bus interface (0304). Bus systems 0301 can be wired together via a bus switch (0302). The PAE cells are arranged in a two-dimensional array. 0305 is an edge cell located on the edge of the array and is thus in close proximity to the terminals at the edge of the unit.

Figure 4a shows an FPGA edge according to Figure 1. Outside the edge cells (0401) there are arranged a plurality of INPUT/OUTPUT CELLS (0402) connecting the internal bus systems (0403) individually or in groups to the E-BUS (0404). The number of INPUT/OUTPUT CELLS depends on their own width in relation to the width of the internal bus systems. 0405 is an EB-REG. 0406 is a state machine. A bus system (0407) by means of which the state

machine controls the INPUT/OUTPUT CELLS runs from the state machine to the EB-REG and each individual INPUT/OUTPUT CELL. There may be several 0405s and 0406s by combining a number of 0402s into groups, each managed by a 0405 and 0406.

5

Figure 4b shows an FPGA edge according to Figure 2. Several INPUT/OUTPUT CELLS (0412) are arranged outside the edge cells (0411) and are connected individually or in groups to the E-BUS (0414) via the internal bus systems (0413) and the direct connections of the edge cells (0417). The number of INPUT/OUTPUT CELLS depends on their own width in relation to the width of the internal bus systems (0413) and the number of direct connections (0418). 0415 is an EB-REG. 0416 is a state machine. A bus system (0417) by means of which the state machine controls the

10

15

INPUT/OUTPUT CELLS goes from the state machine to the EB-REG and each individual INPUT/OUTPUT CELL. There may be multiple 0415s and 0416s by combining a number of 0412s into groups, each managed by a 0415 and 0416.

20

Figure 5 shows a DFP edge according to Figure 3. Outside the edge cells (0501) are arranged several INPUT/OUTPUT CELLS (0502) which are connected individually or in groups to the E-BUS (0504) by the internal bus systems (0503). The number of INPUT/OUTPUT CELLS depends on their own width in relation to the width of the

25

internal bus systems (0503). 0505 is an EB-REG. 0506 is a state machine. The state machine controls the INPUT/OUTPUT CELLS via a bus system (0507) which goes from the state machine to the EB-REG and each individual INPUT/OUTPUT CELL. There may be multiple 0505s and 0506s by combining a number of 0412s into groups, each managed by a 0505 and 0506.

30

Figure 6 shows an OUTPUT CELL 0601. Outside of 0601 there are the EB-REG (0602) and the state machine (0603) plus a gate (0604)

which connects the state machine to the E-BUS (0605) if it is the E-BUS MASTER. Access to the EB-REG is possible via the E-BUS (0605), the I-BUS (0613) and the primary logic unit bus (0609). In addition, when the unit is reset, the MASTER bit can be set via an external terminal (0614) leading out of the unit. The state machine (0603) has read-write access to 0602. In the OUTPUT CELL there is a multiplexer (0606) which assigns control of the E-GATE (0607) to either the E-BUS MASTER or the state machine (0603). MODE PLUREG (0608) is set via the primary logic unit bus (0609) or I-BUS (0613) and it configures the address counter (0610) and the state machine (e.g., masking out the OUTPUT CELL). If data of the I-BUS (0613) is stored in I-GATE-REG (0611), the access is noted in SET-REG (0612). The state of 0612 can be polled via 0607 on the E-BUS. Read access (E-GATE 0607 is activated) resets 0612. The addresses generated by 0610 and the data of 0611 are transferred to the E-BUS via gate 0607. There is the possibility of dynamically reconfiguring and controlling the OUTPUT CELL via the unit itself (DFP, FPGA, DPGA, etc.) rather than through the primary logic unit. The I-BUS connection to the EB-REG (0602) and MODE PLUREG (0608) serves this function.

Figure 7 shows an INPUT CELL 0701. Outside of 0701 there are EB-REG (0702) and the state machine (0703), as well as a gate (MASTER GATE) (0704) which connects the state machine to E-BUS (0705) if it is in the E-BUS MASTER mode. Access to EB-REG is possible via E-BUS (0705), I-BUS (0713) and primary logic unit bus (0709). Furthermore, when the unit is reset, the MASTER bit can be set via an external terminal (0714) leading out of the unit. The state machine (0703) has read-write access to 0702. In the INPUT CELL there is a multiplexer (0706) which assigns control of E-GATE-REG (0707) to either E-BUS MASTER or the state machine (0703). MODE PLUREG (0708) is set via the primary logic unit bus (0709) or I-BUS (0713) and configures the address counter (0710) and the state

machine (e.g., masking out the INPUT CELL). If data of the E-BUS (0705) is stored in the E-GATE-REG (0707), this access is noted in the SET-REG (0712). The state of 0712 can be polled on the E-BUS via a gate (0715) whose control is the same as that of the latch (0707). A read access - E-GATE 0711 is activated and the data goes to the I-BUS (0713) - resets 0712 via 0717. As an alternative, 0712 can be reset (0718) via the state machine (0703).

The addresses generated by 0710 are transferred via the gate (ADR-GATE) 0716 to the E-BUS. 0716 is activated by the state machine (0703) when it is the E-BUS MASTER. There is the possibility of dynamically reconfiguring and controlling the INPUT CELL via the unit itself (DFP, FPGA, DPGA, etc.) instead of through the primary logic unit. The I-BUS connection to the EB-REG (0702) and the MODE PLUREG (0708) serves this function.

Figure 8 shows the MODE PLUREG (0801) of an INPUT or OUTPUT CELL written by the primary logic unit via the primary logic unit bus (0802) or via an I-BUS (0808). The respective bus system is selected by the multiplexer (0809) (control of the multiplexer is not shown because an ordinary decoder logic can be used). The counter settings such as increment, counting direction and enabling of the counter are sent directly (0807) to the counter (0803). The basic address can either be written directly (0805) to the counter via a load (0804) or stored temporarily in an extension (0811) of 0801. Records in 0801 that are relevant for the state machine go to the state machine via a gate (0806) which is opened by the state machine for the INPUT CELL or OUTPUT CELL activated at the time.

Figure 9a shows a bus interface circuit with a state machine (0901), MASTER GATE (0902) and EB-REG (0903). INPUT CELLS (0904) transfer data from the E-BUS (0905) to the II-BUS (0906). OUTPUT

CELLs (0907) transfer data from the IO-BUS (0908) to the E-BUS (0905). All units are linked together by the control bus (0909).

Figure 9b shows a bus interface circuit with a state machine (0901), MASTER GATE (0902) and EB-REG (0903). INPUT CELLs (0904) transfer data from the E-BUS (0905) to the bidirectional I-BUS (0910). OUTPUT CELLs (0907) transfer data from the bidirectional I-BUS (0910) to the E-BUS (0905). All units are linked together over the control bus (0909). Interface circuits utilizing both possibilities (Figures 9a and 9b) in a hybrid design are also conceivable.

Figure 10a shows the interconnection of two units (DFPs, FPGAs, DPGAs, etc.) (1001) linked together via the E-BUS (1002).

Figure 10b shows the interconnection of a number of units (DFPs, FPGAs, DPGAs, etc.) (1001) via the E-BUS (1002).

Figure 10c shows the interconnection of a number of units (DFPs, FPGAs, DPGAs, etc.) (1001) via the E-BUS (1002). This interconnection can be expanded to a matrix. One unit (1001) may also manage multiple bus systems (1002).

Figure 10d shows the interconnection [of a] unit (DFP, FPGA, DPGA, etc.) (1001) to a memory unit or a memory bank (1003) via the E-BUS (1002).

Figure 10e shows the interconnection [of a] unit (DFP, FPGA, DPGA, etc.) (1001) to a peripheral device or a peripheral group (1004) via the E-BUS (1002).

Figure 10f shows the interconnection [of a] unit (DFP, FPGA, DPGA, etc.) (1001) to a memory unit or a memory bank (1003) and to a

peripheral device or a peripheral group (1004) via the E-BUS (1002).

Figure 10g shows the interconnection [of a] unit (DFP, FPGA, DPGA, etc.) (1001) to a memory unit or a memory bank (1003) and to a peripheral device or a peripheral group (1004) plus another unit (DFP, FPGA, DPGA, etc.) (1001) via the E-BUS (1002).

Figure 11 shows the architecture of EB-REG. The bus systems E-BUS (1103), the primary logic unit bus (1104) over which the primary logic unit has access to EB-REG, and the local internal bus between the INPUT/OUTPUT CELLS, the state machine and EB-REG (1105, see 0407, 0417, 0517) and possibly an I-BUS (1114) are connected to a multiplexer (1106). The multiplexer (1106) selects either one of the buses or feedback to the register (1108) and switches the data through to the input of the register (1108). The MASTER bit is sent to the register (1108) separately over the multiplexer (1107). The multiplexer is controlled by the RESET signal (1101) (resetting or initializing the unit). If a RESET signal is applied, the multiplexer (1107) switches the signal of an external chip connection (1102) through to the input of the register (1108); otherwise the output of the multiplexer (1106) is switched through to the input of the register (1108). MASTER may thus be preallocated. The register (1108) is clocked by the system clock (1112). The contents of the register (1108) are switched via a gate (1109, 1110, 1111, 1113) to the respective bus system (1103, 1104, 1105, 1114) having read access at that time. Control of the gates (1109, 1110, 1111, 1113) and of the multiplexer (1106) is not shown because an ordinary decoder logic may be used.

5. Embodiments

Figure 12 shows an example using the standard bus system RAMBUS

(1203). One unit (DFP, FPGA, DPGA, etc.) (1201) is connected to other units (memories, peripherals, other DFPs, FPGAs, DPGAs, etc.) (1202) by the bus system (1203). Independently of the bus system (1203), this unit (1201) may have additional connecting lines (1204), e.g., for connecting any desired circuits, as is customary in the related art.

Figure 13 shows an example of implementation of an IO and memory bus system. 1310 forms the RAM bus connecting RAM bus interface (1308) to RAM bus memory. RAM bus interface is connected to a cache RAM (1306). A tag RAM (1307) and a cache controller (1305) are provided for cache RAM (1306). With the help of the cache controller and tag RAM, a check is performed to determine whether the required data is in the cache memory or whether it must be loaded out of the external RAM bus memory. Cache RAM, cache controller and RAM bus interface are controlled by a state machine (1304). The cache is a known implementation.

Arbiter (1303) regulates access of individual bus segments to cache RAM and thus also to external memory. In this exemplary implementation, access to eight bus segments is possible. Each connection to a bus segment (1309) has a bus IO (1301) and an address generator (1302). In addition, each bus IO is also connected to the primary logic bus (1307) and to an internal test bus (1311). Every n-th bus IO is connected to (n+1)-th bus IO, where n is defined as $n = (1, 3, 5, \dots)$. Through this connection, data requested from memory by the n-th address generator is used by the (n+1)-th segment as the address for a memory access. Indirect addressing of memory is thus possible. The value of the counter (1509) of segment n indicates a memory location in RAM. Data from this memory location is transferred to segment (n+1), where it serves as the basic address for addressing memory.

Figure 14 shows the bus IO unit. It is connected to the internal bus system (1406), test bus system (1408) and primary logic bus (1407). Bus (1412) and bus (1413) serve to connect the n-th bus IO to the (n+1)-th bus IO. In other words, bus (1413) is present only with every n-th segment, and bus (1412) is present only with every (n+1)-th segment. The n-th bus IO sends data over bus (1413), and (n+1)-th bus IO receives this data over bus (1412). Bus systems (1406, 1407, 1412) are connected by gates (1401, 1402, 1403, 1411) to bus (1409) which connects the bus IO to the address generator. Arbitrator (1404) selects a bus system (1406, 1407, 1412) for data transmission and delivers a control signal to state machine (1405) which in turn controls gates (1401, 1402, 1403, 1411). In addition, state machine (1405) also sends control signals (1410) to the address generator and to RAM.

There are two possibilities:

a) Segment n: State machine (1405) receives from the address generator a configuration signal (1415) which determines whether indirect addressing is to take place. After a read trigger signal (1416) from internal bus (1406) or primary logic bus (1407), state machine (1405) enables the respective gate (1401, 1402, 1403, 1411) and generates control signals (1410). The memory location addressed by the loadable incrementer/decrementer (1509) is read out. Data contained in the RAM memory location is not sent back to the bus but instead is transmitted by the bus (1413) to the (n+1)-th segment, where it serves as a basic address for addressing RAM. After having received data from RAM, the state machine (1405) delivers an acknowledge signal for synchronization to state machine (1414), which controls the sequence in indirect addressing. This state machine (1414) is referred to below as indirect state machine. It generates all the necessary control signals and sends them to the following segment (1413).

b) Segment (n+1): The (n+1)-th segment receives data transmitted from the n-th segment over bus (1412). Arbiter (1404) receives a write signal and sends a request to the state machine, which enables gate (1411). Gate (1411) adds the internal address of the basic address entry to the data from 1412, so that decoder (1502) enables the basic address latches.

Figure 15a shows the address generator. Data and address information is transmitted from the bus IO to the address generator over bus (1409). Bus (1410) transmits control signals CLK (1517, 1508) and output enable signal (1518) as well as control signals to RAM (1519). Output enable signal (1518) enables the gates (1503, 1515). Gate (1503) switches data from bus (1409) to data bus (1504) to RAM. Gate (1515) switches the addresses thus generated to address bus (1520) leading to RAM.

Addresses are generated as follows: Four entries in the address generator generate addresses. Each entry is stored in two latches (1501), with one latch storing the higher-order address and the other latch storing the lower-order address. The basic address entry contains the start address of a memory access. The increment entry is added to or subtracted from the basic address in loadable incrementer/decrementer (1509). The (incrementing/decrementing) function of loadable incrementer/decrementer (1509) is coded in one bit of the basic address and transmitted to loadable incrementer/decrementer (1509).

The end address is stored in the end address entry, and one bit is encoded according to whether address generation is terminated on reaching the end address or whether the end address entry is ignored. If the counter counts up to an end address, the value of the end address entry is compared with the initial value of the

loadable incrementer/decrementer. This takes place in the comparator (1510), which generates a high as soon as the end address is reached or exceeded. With an active enable end address signal (1507), AND gate (1512) delivers this high to OR gate (1514), which then relays a trigger signal (1521) to the primary logic bus.

The data count entry contains the number of data transfers and thus of the addresses to be calculated. Here again, one bit in the data count entry determines whether this function is activated and the enable data counter signal (1506) is sent to AND gate (1513) or whether the data count entry is ignored. Counter (1505) receives the value of the data count entry and decrements it by one with each clock pulse. Comparator (1511) compares the value of counter (1505) [with] zero and delivers a signal to AND gate (1513). If enable data counter signal (1506) is active, the signal of comparator (1511) is sent to OR gate (1514) and as trigger signal (1521) to the primary logic bus.

Bus (1409) contains control signals and addresses for the decoder (1502), which selects one of the latches (1501) according to the address. Configuration register (1516) can also be controlled by decoder (1502), determining whether the segment is used for indirect addressing. Data of the configuration register is transmitted to the bus IO of the segment over connection (1415).

Figure 15b shows a modification of the address generator from Figure 15a, which deposits the end address of the data block at the beginning of a data block in the memory. The advantage of this design is that [with] a variable size of the data block, the end is defined precisely for subsequent access. This structure corresponds basically to the structure of the address generator

from Figure 15a, but with the addition of two multiplexers (1522, 1523) and an additional entry in the configuration register (1523). This entry is hereinafter called the calculate end address and determines whether the end address of the data block is deposited as the first entry of the data block at the location defined by the base address entry. These multiplexers are controlled by state machine (1405). Multiplexer (1522) serves to switch the basic address or output of counter (1509) to gate (1515). Multiplexer (1523) switches either data coming from bus (1404) or the output of counter (1509) to gate (1503).

Figure 15c shows the sequence in the state machine and the pattern of memory access by the address generator shown in Figure 15b. State machine (1405) is first in the IDLE state (1524). If the calculate end address entry is set in configuration register (1523), after writing increment (1529), state machine (1405) goes into state (1525) where the address for RAM access is written into the loadable incrementer/decrementer from the basic address entry, and the increment is added or subtracted, depending on counter mode (incrementing/decrementing). RAM is accessed and the state machine returns to IDLE state (1524). The following data transfers are performed as specified by the basic addresses and increment entries. The pattern in memory is thus as follows. Basic address (1526) has not been written. First entry (1527) is in the position defined by the basic address plus (minus) the increment. The next entries (1528) follow one another at increment intervals.

When the end of the transfer has been reached, a trigger signal is generated (1521). On the basis of the trigger signal (1521) or an external trigger signal (1417), state machine (1405) goes from IDLE state (1524) into state (1530) where multiplexers (1522, 1523) are switched, so that the basic address is applied to the

input of gate (1515), and the address is applied to gate (1503) after the end of the data block. Then state machine (1405) enters state (1531) and writes the address to RAM at the position of the basic address after the end of the data block. The pattern in
5 memory is then as follows. The entry of basic address (1526) indicates the address after the end of the data block. The first entry in the data block is at address (1527), and then the remaining entries follow. Another possible embodiment of the state machine is for the state machine to first correct the count in
10 1509 on the basis of one of trigger signals (1521 or 1417) so that 1509 indicates the last data word of the data block. This is implemented technically by performing an inverse operation to that preset in 1509, i.e., if 1509 adds the increment according to the presettings, the increment is now subtracted; if 1509 subtracts
15 according to the presettings, it is added. To perform the correction, an additional state (1540) is necessary in the state machine described below in conjunction with Figure 15c to control 1509 accordingly.

20 Figure 16 shows the interaction of multiple segments in indirect addressing. Segment n (1601) receives a read signal over the bus (1605) (primary logic bus (1407) or internal bus (1406)). Bus IO (1603) enables the respective gate and generates the required control signals. The memory location determined by 1509 is
25 addressed. Data (1607) coming from RAM is sent to segment (n+1) (1602). Ind state machine (1604) generates the required control signals and likewise sends them to segment (n+1) (1602). In segment (n+1) (1602), signals pass through gate (1411) of bus IO (1608) described in conjunction with Figure 14, where an address
30 is added for decoder (1502) described in conjunction with Figure 15, so that the basic address entry of address generator (1608) is addressed by segment (n+1) (1602). Data coming from segment n

(1601) thus serves as the basic address in segment (n+1) (1602), i.e., read-write access over bus (1609) (primary logic bus (1407) or internal bus (1406)) can use this basic address for access to RAM. Bus (1610) serves to transmit addresses to RAM, and bus
5 (1612) transmits data to and from RAM, depending on whether it is a read or write access.

Figure 17 illustrates the ind state machine. The basic state is IDLE state (1701). It remains in this state until the acknowledge
10 signal of state machine (1405) from Figure 14 arrives. Then ind state machine goes into a write state (1702), generating a write enable signal which is sent with the data to segment (n+1), where it serves to activate the decoder selecting the various entries. Next it enters a wait_for_ack state. After the acknowledge signal
15 of segment (n+1), the ind state machine returns to IDLE state (1701).

Patent Claims

1. An element for managing the external terminals of a unit with a programmable cell structure in a multidimensional arrangement, in particular of the FPGA, DPGA, DFP type, characterized in that the element is assigned to the cell structure by at least one bus system or conductor bundle (0613), 0614) and controls automatically the externally connected units in that
 - a) the protocols of the external units and buses (Figure 12) are generated automatically in the element (2.2.7 last paragraph (page 8, lines 17ff) and 2.2.11 next-to-last sentence (page 14, line 13)),
 - b) the addresses of the external units are generated automatically in the element (0610, 0710),
 - c) synchronization of the external units and buses with the internal cell structure is controlled automatically by the element (2.2.7 modes 1 + 2 (page 8, lines 8ff)).
2. Element according to Claim 1, characterized in that the dedicated element of the address generator is programmable (2.2.2.3 sentence (page 4, line 29)).
3. Element according to Claim 1, characterized in that the dedicated element contains a sequence control system which controls the exchange of information between at least two of the elements according to Claim 1 (2.2.9 and 2.2.10 (page 10, line 6 through page 15, line 5)).
4. Element according to Claims 1 and 2, characterized in that the increment of the counter is adjustable (2.2.4 table (top of page 6)).


5. Element according to Claims 1 and 2, characterized in that the counting direction of the counter is adjustable (2.2.4 table (top of page 6)).
6. Element according to Claims 1 and 2, characterized in that the starting value of the counter is adjustable (2.2.4 table (top of page 6)).
7. Element according to Claims 1 and 2, characterized in that the counter can be used as a fixed, non-counting register (2.2.4 table (top of page 6)).
8. Element according to Claim 1, characterized in that
 - a) internal conductors leading to a dedicated element are combined into buses (2.2.1 (page 3, lines 28ff)); or
 - b) essentially bus systems of a certain bit size are provided in the units (2.2.1 (page 3, lines 28 ff)).
9. Element according to Claims 1 and 8, characterized in that
 - a) the internal bus systems are operated unidirectionally (2.2.1 last paragraph (page 4, line 18)); or
 - b) the internal bus systems are operated bidirectionally (2.2.1 last paragraph (page 4, line 18)).
10. Element according to Claim 1, characterized in that the element is controlled, programmed and managed by a higher-level control unit (0609, 0709, primary logic unit).
11. Element according to Claim 1, characterized in that the element is controlled, programmed and managed by the cell structure (Figure 6, paragraph 3 (page 19, line 16)).

12. Element according to Claims 1, 9 and 10, characterized in that the element is controlled, programmed and managed by a higher-level control unit as well as by the cell structure (Figure 6, paragraph 3 (page 19, line 16)).
13. Element according to Claims 1, 2 and 3, characterized in that the element controls a plurality of subordinate external elements of the same type and has control over the external bus (2.2.8 (page 8, lines 22 ff)).
14. Element according to Claims 1, 2 and 3, characterized in that after at least one subordinate external element of the same type has requested control of the bus, the element transfers control to a certain element of the same type as the requesting external elements and thereafter behaves like a subordinate element of the bus (2.2.8, 3rd paragraph (page 9, last paragraph ff)).
15. Element according to Claims 1, 2, 3, 13 and 14, characterized in that if the element is connected to the bus as a subordinate element, it requests control of the bus as needed (2.2.8, 3rd paragraph (page 9, last paragraph ff)).

WO 98/22697

PCT/DE97/03013


1/18



WO 98/28697


PCT/DE97/03013

2/18



PCT/DE97/03013


3.
Jing.



WO 98/28697

PCT/DE97/03013

4/18



WO 98/28697

PCT/DK97/03013

5/18





Fig. 6

WO 98/28697

PCT/DE97/03013

6/18



WO 98/28697

PCT/DE97/03013

7/18




Fig. 8

WO 98/28697

PCT/DE97/03013

8/18




Fig. 9b




Fig. 9a

WO 96/28697

PCT/DK97/03013

9/18



Fig. 10d



Fig. 10e




Fig. 10f




Fig. 10g



Fig. 10a




Fig. 10b




Fig. 10c

WO 98/28697

PCT/DE97/03013

10/18




Fig. 11

WO 98/28697

PCT/DE97/03013

11/18





Fig. 12

12/18


Figur 13



WO 98/28697

PCT/DE97/03013

13/18




Figur 14

WO 92/28697

PCT/DE97/03013

14/18




Figur 15a

WO 98/28697

PCT/D897/03013


15/18



WO 98/28697


PCT/DE97/03013

16/18



Figur 15c

1526
1527
1528
1528
1528
1528




WO 98/28697

PCT/DE97/03013

17/18


Figur 16



WO 98/28697

PCI/DE97/03013

18/18



Figur 17