



LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, **Published:**

SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, — *with international search report (Art. 21(3))*
GW, ML, MR, NE, SN, TD, TG).

GALLIUM NITRIDE POWER DEVICES USING ISLAND TOPOGRAPHY

FIELD OF THE INVENTION

[0002] The invention relates generally to topographies of semi-conductor devices and to structures used in such topographies.

BACKGROUND OF INVENTION

[0003] Gallium nitride materials include gallium nitride and its alloys such as aluminum gallium nitride, indium gallium nitride and aluminum indium gallium nitride. These materials are semiconductor compounds that have a relatively wide, direct bandgap, which permits highly energetic electronic transitions to occur. Gallium nitride materials have a number of attractive properties including high electron mobility, the ability to efficiently emit blue light and the ability to transmit signals at high frequency, among others. Accordingly, gallium nitride materials are being investigated in many microelectronic applications such as transistors and optoelectronic devices.

[0004] Despite the attractive properties noted above, a number of challenges exist in connection with developing gallium nitride material-based devices. For example, it may be difficult to grow high quality gallium nitride materials on certain substrates, particularly silicon, due to property difference (e.g., lattice constant and thermal expansion coefficient) between the

1 gallium nitride material and the substrate material. Also, it has been challenging to form gallium
2 nitride material devices meeting the cost requirements for certain applications.

3 **[0005]** High power and medium power gallium nitride microwave transistors are now
4 available. Conventional gallium nitride transistors use a multifinger structure. The structures are
5 optimised for grounded source circuit applications where it is desirable to minimize the
6 inductance and resistance of the source connection. To this end the transistors are commonly
7 constructed with a series of via connections that subtend the entire vertical structure. These
8 commonly used through-substrate via connections are difficult to manufacture and control. To
9 reach the areas where a smaller number of large vias can be made, air bridges may have to be
10 constructed from each of the source connections, as shown, for example, in US. Patent No.
11 7,352,016 (Nagy et al.).

12 **[0006]** In conventional designs of gallium nitride transistors, the source and drain electrodes
13 are interdigitated fingers. The electrodes are connected by air bridges to source pads, which are
14 further, connected by a large via. The drain electrodes are connected to a common drain pad and
15 the gate electrodes are connected to a common gate pad. In a typical example, ten gate electrodes
16 are connected to the gate pad and five drain electrodes are connected to the drain pad. In
17 addition, large vias are required to make a connection to the back of the substrate. In this case,
18 the area required for the nitride semiconductor device is about three times as large as the area of
19 the active region (the area in which source, drain and gate electrodes 400, 402, 410 are located).
20 It is possible to reduce the size of an electrode pad, but such a reduction can reduce the yield.
21 Furthermore, air bridges are a source of manufacturing and handling problems.

22 **[0007]** U.S. Patent No. 7,550,821 B2 (Shibata et al.) discloses a nitride semiconductor device
23 in which air bridges are eliminated altogether. A plurality of first electrodes and a plurality of
24 second electrodes are formed (spaced apart from each other) on an active region in a nitride
25 semiconductor layer (which is formed on a main surface of a substrate). An interlayer insulating
26 film is formed on the nitride semiconductor layer. The interlayer insulating film has openings
27 that respectively expose the first electrodes and has a planarized top surface. A first electrode pad
28 is formed in a region over the active region in the interlayer insulating film and is electrically
29 connected to the exposed first electrodes through the respective openings. While the source-

1 substrate contacts (short vias) are placed adjacent to the active areas and are directly connected
2 to the source electrodes, there is an area increase penalty in this multifinger structure. As such,
3 the nitride semiconductor device is limited by the high on-resistance typical of power switching
4 transistors using conventional multifinger structures.

5 It is an object of the present invention to obviate or mitigate the above disadvantages.

7 SUMMARY OF THE INVENTION

8 **[0008]** In accordance with one aspect of the present invention, a semiconductor device is
9 provided having a substrate and a semiconductor layer formed on a main surface of the substrate.
10 A plurality of first island electrodes and a plurality of second island electrodes are placed over
11 the semiconductor layer. The plurality of first island electrodes and second island electrodes are
12 spaced apart from each other so as to be alternatively arranged to produce two-dimensional
13 active regions in all feasible areas of the semiconductor layer. Each side of the first island
14 electrodes is opposite a side of the second island electrodes. The semiconductor device can also
15 include a plurality of strip electrodes that are formed in the regions between the first island
16 electrodes and the second island electrodes. The strip electrodes serve as the gate electrodes of a
17 multi-island transistor. The first island electrodes serve as the source electrodes of the multi-
18 island transistor. The second island electrodes serve as the drain electrodes of the multi-island
19 transistor. A plurality of connections to the gate electrodes are provided at each interstice
20 defined by corners of the first island electrodes and the second island electrodes.

22 BRIEF DESCRIPTION OF THE DRAWINGS

23 **[0009]** Embodiments of the invention will now be described by way of example only with
24 reference to the accompanying drawings in which:

25 **[0010]** FIG. 1 is a plan view of a nitride semiconductor transistor having an island
26 topography using square island electrodes.

27 **[0011]** FIG. 2 is a plan view on an enlarged scale of a portion of the device shown in FIG. 1.

- 1 **[0012]** FIG. 3 is a cross-section view along the line III-III of FIG. 1.
- 2 **[0013]** FIG. 4 is view on an enlarged scale on the line IV-IV of FIG. 1
- 3 **[0014]** FIG. 5 is a cross-section view along the line V-V of FIG. 2.
- 4 **[0015]** FIG. 6 is a cross-section view along the line VI-VI of FIG. 1.
- 5 **[0016]** FIGS. 7A to 7C are graphs of gate width versus square island electrode length at a
6 fixed source to drain spacing.
- 7 **[0017]** FIG. 8 is a plan view of a nitride semiconductor transistor having an island
8 topography layout using square island electrodes aligned orthogonally.
- 9 **[0018]** FIG. 9 is a plan view of a nitride semiconductor transistor having an island
10 topography layout using square island electrodes aligned diagonally.
- 11 **[0019]** FIG. 10 is a plan view of a nitride semiconductor transistor having an island
12 topography layout using triangle island electrodes.
- 13 **[0020]** FIG. 11 is a cross-section view of a packaging of the nitride semiconductor transistor
14 using the island topography.
- 15 **[0021]** FIG. 12 is a plan view of a nitride semiconductor transistor having a square island
16 topography with island clusters.
- 17 **[0022]** FIG. 13 is a cross-section view along the line XIII-XIII of FIG. 12.
- 18 **[0023]** FIG. 14 is a cross-section view along the line XIV-XIV of FIG. 12.
- 19 **[0024]** FIG. 15 is a plan view showing the source and drain clusters of the nitride
20 semiconductor transistor of FIG. 12.
- 21 **[0025]** FIG. 16 is a plan view showing the gate clusters of the nitride semiconductor
22 transistor of FIG. 12.
- 23 **[0026]** FIG. 17 is an expanded plan view of a portion of FIG. 16.
- 24 **[0027]** FIG. 18 is a plan view of a nitride semiconductor diode having a square island
25 topography with island clusters.

- 1 **[0028]** FIG. 19 is a cross-section view along the line XIX-XIX of FIG. 18.
- 2 **[0029]** FIG. 20 is a plan view of a nitride semiconductor diode having a triangle island
3 topography with island clusters.
- 4 **[0030]** FIG. 21 is a plan view of a nitride semiconductor transistor having a castellated island
5 topography.
- 6 **[0031]** FIG. 22 is a plan view of a nitride semiconductor transistor having another
7 embodiment of the castellated island topography.
- 8 **[0032]** FIG. 23 is a plan view of a nitride semiconductor transistor having a concentric island
9 topography.
- 10 **[0033]** FIG. 24 is a plan view of a larger portion of the nitride semiconductor transistor of
11 FIG. 23.
- 12 **[0034]** FIG. 25 is a cross-section view of a nitride semiconductor transistor having a
13 concentric island topography.
- 14 **[0035]** FIG. 26 is a plan view of a nitride semiconductor transistor having a concentric island
15 topography using hexagon electrode tracks and triangle island metal pads.
- 16 **[0036]** FIG. 27 is a plan view of a nitride semiconductor diode having another embodiment
17 of a concentric island topography
- 18 **[0037]** FIG. 28 is a plan view of a nitride semiconductor diode having yet another
19 embodiment of a concentric island topography.
- 20 **[0038]** FIG. 29 is a schematic diagram of a half-bridge circuit.
- 21 **[0039]** FIG. 30 is a plan view of half-islands arranged in rows.
- 22 **[0040]** FIG. 31 is a plan view of half-islands implementing a half-bridge or full-bridge circuit
23 and the corresponding schematic diagram.
- 24 **[0041]** FIG. 32 is another schematic diagram of the full-bridge circuit of FIG. 31.
- 25 **[0042]** FIG. 33 is a cross-section view of half-islands arranged in a row.
- 26 **[0043]** FIG. 34 is a schematic diagram of a clamped full-bridge rectifier power circuit.

1 [0044] FIG. 35 is a plan view of half-islands with interconnections implementing the circuit
2 of FIG. 34.

3

4 DETAILED DESCRIPTION OF THE INVENTION

5 [0045] In the following detailed description of the invention, reference is made to the
6 accompanying drawings that form a part hereof, and in which is shown, by way of illustration,
7 specific embodiments in which the invention may be practiced. These embodiments are
8 described in sufficient detail to enable those skilled in the art to practice the invention. Other
9 embodiments may be utilized and structural, logical, and electrical changes may be made without
10 departing from the scope of the present invention.

11 [0046] Wherever ranges of values are referenced within this specification, sub-ranges therein
12 are intended to be included within the scope of the invention unless otherwise indicated. Where
13 characteristics are attributed to one or another variant of the invention, unless otherwise
14 indicated, such characteristics are intended to apply to all other variants of the invention where
15 such characteristics are appropriate or compatible with such other variants.

16 [0047] The terms wafer and substrate used in the following description include any structure
17 having an exposed surface with which to form the layout topography of the present invention.
18 The terms substrate or wafer are understood to include semiconductor wafers, semiconductor
19 structures during processing and may include other layers that have been fabricated thereupon.
20 Substrate and wafer also include doped and undoped semiconductors, epitaxial semiconductor
21 layers supported by a base semiconductor or insulator and other semiconductor structures known
22 to one skilled in the art. The term conductor is understood to include semiconductors, and the
23 term insulator is understood to include any material that is less electrically conductive than the
24 materials referred to as conductors. The following detailed description is, therefore, not to be
25 taken in a limiting sense, and the scope of the present invention is defined only by the appended
26 claims, along with the full scope of equivalents to which such claims are entitled.

1 **[0048]** The accompanying figures are illustrative and are not intended to be drawn to scale.
2 For greater clarity, not every component is labelled in every figure. Throughout the drawings,
3 like reference numerals may be used to describe substantially similar components.

4 **[0049]** All patent applications and patents incorporated herein by reference are incorporated
5 by reference in their entirety. In case of conflict, the present specification, including definitions,
6 will control.

7 **[0050]** Referring initially to FIG. 1 to 6, a semiconductor device 10 is provided. The
8 techniques described will be demonstrated on nitride semiconductor devices, and specifically,
9 gallium nitride transistors or diodes. It can be appreciated that the techniques described may be
10 used on other semiconductors and structures.

11 **[0051]** The nitride semiconductor device 10 includes an array of electrodes, namely source
12 electrodes 100 and drain electrodes 105. The electrodes 100,105 are formed on a substrate, 155,
13 which has epitaxial layers 140, 145, 150 disposed on an upper surface 156 of the substrate 155.
14 A buffer layer 135 is interposed between the epitaxial layer 140 and an undoped gallium nitride
15 (GaN) layer 130. An undoped layer 125 of aluminum gallium nitride (AlGaN) is deposited on
16 the GaN layer 130 and the electrodes 100, 105 are formed on the AlGaN layer 125.

17 **[0052]** The source electrode 100 and drain electrode 105 are separated by a gap 162. In the
18 embodiment shown, the semiconductor device 10 is a transistor and accordingly a gate electrode
19 110 is located in the gap 162 between the electrodes 100, 105. A via, 111, is formed in each of
20 the source electrodes 100, and extends through the layers to the substrate 155. The via 111 is
21 formed from a conductive metal, such as gold, and overlies the source electrode 100. Each drain
22 electrode 105 is accompanied by a drain bump 120, which can be a conventional ball made of
23 gold. The source electrode 100 and the drain electrode 105 are formed from titanium and
24 aluminum. The gate electrode 110 is formed from palladium.

25 **[0053]** The electrodes 100, 105 are formed as square islands arranged in an orthogonal
26 matrix across the substrate 155 and separated by the gap 162. The source electrode 100 alternates
27 with a drain electrode 105 in each row and column of the matrix, providing an array in which a
28 side of a source electrode 100 is adjacent to a side of a drain electrode 105, and vice versa. In the

1 embodiment shown, the electrodes are square shaped, but it will be appreciated that other shapes
2 may be used, such as triangular (as shown in subsequent figures), rectangular, trapezoidal, or
3 irregular quadrilateral polygons, provided they can be arranged to ensure that the side of a source
4 electrode is adjacent to the side of a drain electrode. A square electrode is preferred for
5 simplicity of layout and accommodation of connections to the gate electrode.

6 [0054] As noted above, the gate electrode 110 is accommodated in the gap 162 and extends
7 around the source electrode between each side of the source electrode and the adjacent drain
8 electrode. The gate electrode 110 is connected to a gate strap 175 by a gate contact 106. As best
9 seen in FIG. 5, the gate contact 106 is a post that projects in to the intersection of the gaps 160 at
10 the vertices of the electrodes 100, 105. The gate contact 106 engages both of the gate electrodes
11 110 at the vertex, as shown in FIG 2, and therefore provides a connection to multiple gate
12 electrodes 110. The gate contact 106 extends upwardly beyond the electrodes 100, 105 for
13 connection to a gate strap 175. The gate strap 175 extends along, but above the gap 162 with a
14 connection to gate contacts at each vertex. The strap 175 connects to a gate pad 115. In this
15 manner, the gate electrode 110 is between each source electrode 100 and drain electrode 105 is
16 connected through the contact 106 to the strap 175. The current carried by the gate electrode is
17 therefore the current required for control of that transistor, rather than the array of transistors.
18 The gate strap 175, which is above the level of the electrodes, may be dimensioned to carry the
19 required aggregate of the gate currents without impacting on the spacing between the electrodes.
20 The size of the overall device 10 may thus be reduced and generation of heat likewise reduced to
21 facilitate the overall dissipation of heat.

22 [0055] By using a multiplicity of small short vias 111 to access the source island electrodes,
23 the use of air bridges or through-substrate source electrode via connections are unnecessary. The
24 adjacent positioning of the substrate contacts (short vias) does not impair the active area density.
25 Sources and drains can be made to consist only of islands that are reduced in size to allow the
26 positioning of only a ball grid or/and via grid within each source and drain island electrode. As a
27 result, bonds and air bridges are not needed.

28 [0056] Large gallium nitride devices, especially high and medium power gallium nitride
29 transistors that operate at high temperatures, can have thermal gradients that impair performance.

1 In one embodiment, the connection system for each source and/or drain includes a separate
2 thermal sink. Since all large gallium nitride transistors have a plurality of source/drain
3 electrodes, this feature allows each source and drain connection to be separately compensated,
4 both resistively and thermally, depending on the particular position of these connections in the
5 overall structure of the transistor.

6 **[0057]** The arrangement of gate electrodes and gate straps permits the arrangement of source
7 and drain electrodes to be optimised. Each of the electrodes 100, 105 has a side with a dimension
8 identified as an island length L_{island} in FIG. 3. Adjacent sides of source and drain island
9 electrodes are spaced a distance apart designated by the source to drain spacing L_{ds} (FIG. 5).
10 The source to drain spacing L_{ds} is the total of the source to gate edge spacing L_{sg} , the gate
11 length L_{g} and the drain to gate edge spacing L_{dg} .

12 **[0058]** A primary factor in determining the source to drain spacing L_{ds} is the drain to gate
13 edge spacing L_{dg} , which governs the breakdown voltage of the device. Accordingly, the desired
14 breakdown voltage can be used to determine the required drain to gate edge spacing L_{dg} . The
15 gate length L_{g} can be determined by performance criteria such as minimizing gate resistance for
16 the gate current to be carried. The source to drain spacing L_{sg} can be chosen to be the minimum
17 allowed by the layout design rule limitations (e.g. the resolution available for individual
18 features). As a result, the source to drain spacing L_{ds} can be determined from the desired design
19 specifications and in particular the breakdown voltage.

20 **[0059]** The inventors have also recognised that, surprisingly, the arrangement of electrodes
21 provides a simple graphical design method for determining the optimal square island length
22 L_{island} based on the source to drain spacing L_{ds} . FIGS. 7A to 7C illustrate the relationship
23 between the gate width W_{g} of a gallium nitride transistor using a square island topography for a
24 given source to drain spacing L_{ds} . The gate width W_{g} is the aggregate of the gate electrodes 110
25 that are in a direction parallel to the sides of, and in between the electrodes 100, 105. As shown
26 in FIGS 7A to 7C, the optimal source/drain island length L_{island} of a square island electrode to
27 maximize the gate width W_{g} is approximately equal to the source to drain spacing L_{ds} . More
28 generally, the island length L_{island} should be between 75% and 125% of the source to drain
29 spacing L_{ds} , preferably between 90% and 110% and more preferably, equal to the source to

1 drain spacing. This relationship between island length L_{island} , source to drain spacing L_{ds} and
2 gate width W_g is very beneficial to optimise nitride semiconductor devices using the island
3 topography. The gate width W_g of a transistor is a key parameter that determines the on-
4 resistance and it is often desired to increase or maximize the gate width W_g . For example,
5 leaving aside issues related to process design rule restrictions, the island length can be chosen
6 based on the source to drain spacing which is primarily based on the breakdown voltage
7 required, thus simplifying the design of the gallium nitride transistor. The graphical design
8 method can also be used to determine the source to drain spacing L_{ds} given an island length
9 L_{island} .

10 **[0060]** FIGS. 7A to 7C apply to a series of devices that are aimed to have rated breakdown
11 voltages ranging from 600 V to 1,700 V. The graphs are drawn for a device 10 having an overall
12 nominal size of 3.6mm x 7.4mm. In FIG. 7C for example, an island length of 43 microns can
13 achieve a gate width of 700mm. This gate width is more than double what can be achieved by a
14 conventional finger design of the same device size. Doubling the gate width provides the benefit
15 of reducing the device on-resistance by half. The ability to provide the gate current through
16 straps 175 and post 106 by virtue of the island topography also provides the benefit of scaling, as
17 shown in FIG. 8, without the issues that apply to conventional finger structures. The island
18 topography allows use of the posts and does not have attendant large, high current tracks that
19 need to be scaled to each current specification.

20 **[0061]** This island topography greatly increases the gate width for a given active area
21 because the gate runs in multiple directions. As a result, the on resistance can be substantially
22 reduced.

23 **[0062]** The island topography allows for the spaces between active devices to be used for
24 connection points to the gate electrode 110. The gate strap 175 is made from a low resistance
25 metal to reduce or eliminate the problem of metal gate resistance. The gate strap 175 can also be
26 placed to act as an auxiliary field plate by positioning it above and offset from the gate electrode
27 110 as it transits the active gate-drain channel area.

28 **[0063]** The provision of the connections through gate contacts 106 also allows selective
29 connection between the gate strap 175 and the gate corners of good functional individual cells.

1 Gallium nitride has a different crystal structure than silicon and when a gallium nitride structure
2 is formed on silicon substrates, dislocations may result. Defects and dislocations that are in the
3 vicinity of an active region can greatly impair device performance. By providing the ability to
4 selectively connect to active areas through the straps 175, the nitride semiconductor device can
5 electrically isolate defective active areas and remove them from the main structure. The gate
6 connection and/or the drain connection of the defective device can be disconnected. For
7 example, in a normally-off transistor, it may be sufficient to just disconnect the gate electrode.
8 The disconnection mechanism could be based on a fuse or laser methodology. Due to leakage
9 currents or capacitive coupling involved, it may also be necessary to ground a non-functional
10 gate electrode to the source electrode. A metal-to-metal short circuit can be achieved with a
11 high-energy laser. The strap 175 continues to connect the remaining gate electrodes 110. A
12 yield improvement is also possible by isolating individual drains by gold bump removal or
13 absence. Even in the presence of large defect densities it is therefore possible to produce viable
14 functional devices using the island topography.

15 **[0064]** A layer of oxide 170 is provided over the gap 162 to support gate strap 175. The
16 layer of oxide 170 can be silicon oxide and the gap 162 can be silicon nitride. A gate strap 175 is
17 deposited on top of the oxide layer 170.

18 **[0065]** As can be seen in figure 4, two field plates 160, 165 are inserted in between three
19 epitaxial layers 150, 145, 140. It can be appreciated that the nitride semiconductor device can
20 have none to multiple epitaxial layers and none to multiple conductive layers inserted between
21 the epitaxial layers to act as buried field plates.

22 **[0066]** In cases where the base substrate 155 is heavily doped, small short vias 111 are able
23 to provide a low resistance connection to the back of the substrate. The substrate doping level
24 can be chosen to tailor the resistance to the particular needs of different types of transistor.
25 Wafers that are heavily doped enable the formation of positive temperature coefficient resistors
26 that operate reliably over temperature ranges extending to 600°K. For example, positive
27 temperature coefficient can be chosen to be between 0.11% per °K and 1.1% per °K using wafer
28 doping levels between $10E16cm^{-3}$ and $10E18cm^{-3}$. The short via 111 can be varied in length,
29 depth and/or width to provide appropriate compensation.

1 **[0067]** Alternatively where very high temperature (higher than 600 °K) and very high
2 performance short term operation is required the resistor temperature coefficients can be chosen
3 so that they reach as low as 10% of their room temperature value. Operation in this alternative
4 mode will counteract the natural tendency of gallium nitride devices to reduce their performance
5 at higher temperatures. Transition temperatures from positive to negative temperature
6 coefficients can be chosen between 600°K and 900°K. While this negative temperature
7 coefficient of resistance is not generally valuable, it is possible to use gold or another suitable
8 dopant to achieve a negative temperature coefficient.

9 **[0068]** The structure and layout may thus be used to provide a series source resistance that
10 has a negative temperature coefficient. As a result, the island topography can be used to build a
11 gallium nitride transistor that exhibits very stable performance over a wide temperature range
12 from below 300 °K to over 600 °K. Extremely simple bias methods and very stable, linear
13 performance may be obtained. The device design difficulty centers around the problem of
14 balancing the positive effects of the source resistance reduction versus the declining performance
15 intrinsic to the gallium nitride transistors as the temperature increases.

16 **[0069]** Heavily doped substrates have disadvantages associated with the drain-source and
17 channel-source capacitance. This higher capacitance arises from the fact that the substrate acts
18 as one plate of a capacitor. A significant speed advantage arises from the reduced drain to
19 substrate capacitance. The cut-off frequency (f_t) can be more than doubled because off the extra
20 distance gained between the drain electrode and the substrate. To obviate the effects of higher
21 capacitance, a very lightly doped substrate has been used typically. However, some
22 semiconductor devices require a heavily doped bulk substrate.

23 **[0070]** To reduce the capacitance effect, the vertical structure of the island topography may
24 include a very lightly doped epitaxial layer or a series of epitaxial layers grown upon the
25 substrate in such a way that an idealized interfacial structure is maintained. Since subsequent
26 process steps involve difficulties related to the differences in terms of lattice constant (17%) and
27 expansion coefficient between gallium nitride and silicon, the process steps involving the
28 epitaxial layer(s) can be very important.

1 [0071] Alternatively, a strained layer super lattice is provided to assist with the further
2 growth of GaN/AlGaIn heterolayers. High quality GaN/AlGaIn heterolayers can be grown over
3 the epitaxial layer(s) by inserting a GaN AlN super lattice over an AlN buffer layer directly
4 grown on the epitaxial layer(s). The epitaxial layer(s) can be grown to extend, for example, over
5 a thickness range of 3 to 20 microns. As a further example, when microwave transistors are
6 fabricated, smaller capacitance may be preferred since it can be chosen to be part of the required
7 matching network. However, this will require the capacitance to be a minimum and
8 consequently, require a thicker epitaxial layer.

9 [0072] The vertical structure shown in FIG. 4 has buried field plates 160, 165 within the
10 epitaxial layers 150, 145, 140. In another embodiment, one or more buried field plates of various
11 sizes and shapes can be used to reduce the peak electric field near the gate edge that is
12 juxtaposed to the drain and therefore increasing the maximum voltage that the transistor can
13 withstand.

14 [0073] To reduce the electric field stress at the gate edge, it has become common practice to
15 extend the drain side of the gate edge over the SiN or other surface passivation. For example, in
16 some realizations, devices with a drain-gate spacing of 2.5 micron have a surface field plate
17 extended 1.0 micron from the gate toward the drain. However, this extension results in an
18 unwanted increase in gate-drain feedback capacitance and noticeably reduces the gain of the
19 device. Alternative schemes involve a metal field plate connected to the source and placed over
20 the gate.

21 [0074] As shown in FIG. 4, the nitride semiconductor device 10 employs source connected
22 buried field plates 160, 165 that extends below the gate to the gate edge (or beyond) facing the
23 drain, to serve as a buried field plate. The buried field plates 160, 165 are conductive in nature
24 and can be formed of a dopant of silicon. Further gains in field stress reduction arise from the
25 conductive substrate below the epitaxial layer. Each or any of the epitaxial layers, where several
26 are used, may contain a buried layer acting as a buried field plate below the gate. The
27 combination of a buried field plate and the conductive substrate can obviate the need for metal
28 surface mounted field plates. Furthermore, the combination of surface field plates and buried
29 field plates can be used to provide a very high breakdown voltage device. The field stress

1 reduction leads to improved electrical performance characteristics including increased operation
2 voltage and/or reduced gate leakage current. In addition, these buried field plates can be
3 arranged to provide a very even distribution of the electrical stress between the gate edge and the
4 drain edge such that an exceptionally linear device can be constructed. The vertical epitaxial
5 silicon based structure can also assist with problems related to the mechanical stresses that arise
6 due the disparity between the thermal expansion of silicon and gallium nitride.

7 **[0075]** It can be appreciated that a buried field plate may not be used, for example, in cases
8 where the epitaxial layer is thin or a simplified process is desired. Furthermore, a trade-off can
9 be made between reducing drain-source capacitance or reducing the field stress, resulting in an
10 ideal epitaxial thickness for each transistor application.

11 **[0076]** The arrangements shown in FIGS. 1 and 8 have the gate straps aligned with the sides
12 of the electrodes 100, 105 for an orthogonal array. In another embodiment, the island
13 topography can be arranged such that the square or rectangular shaped electrodes are diagonally
14 aligned, as shown in FIG. 9.

15 **[0077]** The two-dimensional tiled layouts of the island topography provide the advantage of
16 increased gate width by allowing the gate to run in both directions. The active useful gate width
17 is not however doubled since some active area is lost in the transition between individual island
18 devices. In practice, compared with multifinger device layouts, the island topographies of FIGS.
19 8 and 9 have been found to provide 1.5 to 4 times the gate width, with the on-resistance
20 proportionately lowered.

21 **[0078]** In another embodiment, the gate width is enhanced by running the gate electrode in
22 three directions which is made possible by using triangle shaped source and drain island
23 electrodes. This is shown in the example island layout of FIG. 10 where an equilateral triangle
24 island is used. A via 111a is placed on top of a triangle shaped source island electrode 100a. A
25 ball connection 120a is placed on top a triangle shaped drain island electrode 105a. The
26 fuse/anti-fuse or gate contact 106a joins a gate electrode 110a to a gate strap 175a. The gate
27 strap 175a connects to a gate pad 115a. The source and drain island electrodes 100a, 105a are
28 alternatively arranged such that each source island electrode is adjacent a drain island electrode
29 at each side.

1 [0079] It can be appreciated that the island electrode can be any form of a triangle and is not
2 restricted to equilateral triangles. In practice, this layout also provides approximately 1.5 to 4
3 times the gate width obtained by using conventional interdigitated or multi-fingered structures.

4 [0080] Referring now to FIG. 11, a packaging of the nitride semiconductor device 10 using
5 the island topography is shown in cross-section view. The absence of air bridges allows the dice
6 200 of the device 10 to be eutectically bonded (via a eutectic bond 205) to a copper/source
7 heatsink clip 210. This can be inverted to allow the gate gold bumps 215 (connected to the gate
8 pads 115) and drain gold bumps 120 to be connected directly to copper tracks 225 on a multi-
9 chip assembly. This arrangement greatly reduces the overall area of the mounted device 10
10 compared to packages that use wire bonds and reduces the inductance of the drain and source
11 connections.

12 [0081] In another embodiment of the packaging, all of the heat dissipation can be removed
13 through the copper track on board, and the copper/source heatsink clip removed. To achieve this
14 result, the drain, source and gate connections are all made of gold bumps and an insulative high
15 resistance substrate is used.

16 [0082] The dice of the packaged device shown in FIG. 11 can also be thinned, for example to
17 50 microns, to achieve lower series resistance to the source connection. For example, it is
18 common practice to thin the wafers of power R.F. devices from about 450 microns to 150
19 microns to lower the thermal resistance. The package can be used to mechanically strengthen the
20 dice and to ensure that a low inductance connection to the source is obtained.

21 [0083] The arrangement of the island topography facilitates the implementation of
22 commonly used devices. Referring to FIG. 12, another embodiment a nitride semiconductor
23 device 10b is configured to provide a multi-island field effect transistor (FET).

24 [0084] As shown in FIGS. 12 and 13, the nitride semiconductor device 10b has a nitride
25 semiconductor layer 13 formed on a non-conductive substrate 11 with a buffer layer 12
26 interposed between. The nitride semiconductor layer 13 is formed from an undoped gallium
27 nitride (GaN) layer 14, for example having a thickness of 1 μm and an undoped aluminum
28 gallium nitride (AlGaN) layer 15, for example having a thickness of 25 nm. The undoped GaN

1 layer 14 and the undoped AlGaN layer 15 are sequentially formed over the buffer layer 12 in this
2 order. A two-dimensional electron gas (2DEG) is generated in an interface region of the undoped
3 GaN layer 14 with the undoped AlGaN layer 15, forming a channel region.

4 **[0085]** A silicon carbon (SiC) substrate may be used as the substrate 11 using an orientation
5 that interfaces to the buffer layer 12 with the least lattice mismatch. However, the invention is
6 not limited to SiC as a substrate, and any substrate may be used as long as the substrate is
7 electrically non-conductive and a nitride semiconductor layer can be grown on the substrate.

8 **[0086]** A source island electrode island 17 and a drain island electrode 18 are formed spaced
9 apart from each other on the nitride semiconductor layer 13. In this embodiment, in order to
10 reduce the contact resistance, the undoped AlGaN layer 15 and a part of the undoped GaN layer
11 14 are removed in the regions of the source electrode 17 and the drain electrode 18 so that the
12 source electrode 17 and the drain electrode 18 reach a level lower than the interface between the
13 undoped AlGaN layer 15 and the undoped GaN layer 14. The source electrode 17 and the drain
14 electrode 18 can be formed from titanium (Ti) and aluminum (Al). A p-type AlGaN layer 20, for
15 example having a thickness of 200 nm is formed in a stripe shape between the source electrode
16 17 and the drain electrode 18. A gate electrode 19 is formed on the p-type AlGaN layer 20. The
17 gate electrode 19 can be formed from palladium (Pd).

18 **[0087]** In this embodiment, a region comprising a source electrode 17 and drain electrode 18
19 formed adjacent to each other, with a gate electrode 19 therebetween in the channel region of the
20 nitride semiconductor layer 13, is referred to as an active interface area 30. Each source island
21 electrode 17 and drain island electrode 18 have a plurality of active interface areas 30.

22 **[0088]** As shown in FIGS. 13 and 14, a first insulating layer 22 is deposited on top of the
23 gate electrode 19 and active interface areas 30 to provide for a raised source field plate 24 over
24 the gate and to provide electrical insulation between the source electrode gold interconnection 37
25 and the gate electrode 19. The field plate 24 is formed during a gold interconnection
26 metallization process that forms the metallized tracks 37.

27 **[0089]** A second insulating layer 23 is deposited after the source and drain gold metallization
28 tracks 37 have been formed, to provide insulation between the source gold tracks 37 and the gate

1 gold tracks 38. Vias are etched out to permit electrical connections from the gate electrode 19 to
2 the gate gold metallization tracks 38 at the gate electrode collection points 39 (FIG. 14).

3 **[0090]** A third insulating layer 25 is deposited over the gate gold metallization tracks 38 to
4 protect the die from oxidation. As shown in FIG. 14, via 40 is etched out of the third insulating
5 layer 25 at all source, drain and gate gold bumps to permit electrical connections from the gold
6 metalized tracks 37, 38 to the source, drain and gate gold bumps 34, 35, 36 (FIG. 5). The first,
7 second and third insulating layers 22, 23 and 25 can be formed from silicon nitride (SiN), for
8 example having a thickness of 50 – 300nm.

9 **[0091]** As shown in FIG. 15, a plurality of source island electrodes 17 are electrically
10 connected by their respective metal tracks 37 to each other in clusters, for example of 1 to 50
11 islands, to form a source cluster 31 with a common electrical interconnection point formed with a
12 source gold bump 34. A plurality of drain island electrodes 18 are electrically connected by their
13 respective metal tracks 37 to each other in clusters, for example of 1 to 50 islands, to form a
14 drain cluster 32 with a common electrical interconnection point formed with a drain gold bump
15 35.

16 **[0092]** As shown in FIG. 16, a plurality of gate electrodes 19 are electrically connected to
17 each other, for example in clusters of 1 to 50, to form gate cluster 33. Gate clusters 33 are
18 electrically connected throughout the device by means of gold metalized tracks 38 which
19 terminate at gate gold bumps 36 (FIG. 12). The gate gold metalized tracks 38 are vertically
20 oriented above the source metal tracks which are at a similar voltage potential, thereby reducing
21 a potential breakdown voltage problem between gate and drain tracks.

22 **[0093]** The source electrodes 17, drain electrodes 18, and gate electrodes 19 within the
23 source clusters 31, drain clusters 32 and gate clusters 33 are alternatively arranged so that each
24 drain electrode 18 is adjacent to a source electrode 17, with a gate electrode 19 in between.

25 **[0094]** The electrical connections between island electrodes of the same type are created by
26 means of vias and gold metalized tracks 37, for example of 1 μm thickness and 3 to 4 μm widths,
27 using one or a plurality of metallization layers and a lift off resist mask for each layer. The use

1 of multiple metallization layers improves device fabrication yield and reduces metal lift off
2 problems during the fabrication process.

3 [0095] The source gold bump 34, drain gold bump 35 and gate gold bump 36 provide
4 distributed electrical current collection points throughout the device for the drain, source and
5 gate electrodes, thereby substantially reducing the voltage drop variations and electromigration
6 problems found in other power electronic semiconductor devices. These electrical collection
7 points also permit the use of standard gold thicknesses and conventional width tracks, therefore
8 removing the need for the typical die area consuming wide collecting tracks and bonding pads,
9 while still providing all interconnection points on a single device surface.

10 [0096] It can be appreciated that the tracks 37 and 38 are not limited to using metal for
11 interconnect and could use other suitable material such as silicide/polysilicon to replace the
12 metal interconnect and contact system allowing for a reduction of costs, current hogging,
13 concentrated stresses and electromigration factors.

14 [0097] It can also be appreciated that the external interconnections are not limited to gold
15 bumps and other suitable connection means can be used. For example, through-substrate vias
16 can be used instead of the gold bumps for either the source or drain electrical connections in the
17 FET, or for the cathode or anode electrical connections for the diode (described below). For
18 devices which use through-substrate vias, an electrically conductive substrate can be used.

19 [0098] FIG. 14 shows a portion of the cross-section structure taken along line XIV-XIV in
20 FIG. 12 to illustrate the vertical structure having the gold bump 34 or 35 connection. The
21 present state of the art gold bump technology has spacing limitations that determine the
22 minimum distance gold bumps can be located to each other on the device. Without this gold
23 bump spacing limit, gold bumps could be placed on each island to eliminate the need for inter-
24 island electrical connections provided by the gold metalized tracks 37, thereby maximizing the
25 gate width per area. For example, based on available gold bump technology a feasible device
26 would have clusters of typically 24 to 48 island electrodes per gold bump. Larger clusters could
27 also be formed if even greater gold bump spacing is required.

1 **[0099]** The embodiment of FIG. 13 describes an enhancement mode FET. However, it can
2 be appreciated that the principles equally apply to a depletion mode FET, for example, by not
3 including the p-type AlGa_N layer 20 in the fabrication process.

4 **[00100]** FIG. 18 shows another embodiment of a nitride semiconductor device in the form of a
5 multi-island diode. FIG. 19 shows a portion of the cross-section structure taken along line XIX-
6 XIX of FIG. 18.

7 **[00101]** As shown in FIG. 19, the nitride semiconductor device of this embodiment has a
8 nitride semiconductor layer 63 formed on an electrically non-conductive silicon (SiC) substrate
9 61 with a buffer layer 62 interposed therebetween. The nitride semiconductor layer 63 is formed
10 from an undoped gallium nitride (Ga_N) layer 64, having for example a thickness of 1 μm, and an
11 undoped aluminum gallium nitride (AlGa_N) layer 65, having for example a thickness of 25 nm.
12 The undoped Ga_N layer 64 and the undoped AlGa_N layer 65 are sequentially formed over the
13 buffer layer 62 in this order. A two-dimensional electron gas (2DEG) is generated in an interface
14 region of the undoped Ga_N layer 64 with the undoped AlGa_N layer 65.

15 **[00102]** A cathode electrode island 67 and an anode electrode island 68 are formed spaced
16 apart from each other on the nitride semiconductor layer 63. The cathode electrode island 67 can
17 be formed from titanium (Ti) and aluminum (Al) and reaches a level lower than the interface
18 between the undoped AlGa_N layer 65 and the undoped Ga_N layer 64. The anode electrode island
19 68 can be formed from palladium (Pd) and is in contact with the top surface of the undoped
20 AlGa_N layer 65. A region where a cathode electrode island 67 and anode electrode island 68 are
21 formed adjacent to each other in the nitride semiconductor layer 63 is referred to as an active
22 interface area 80.

23 **[00103]** A first insulating layer 72 is deposited on top of the active interface areas 80 to
24 provide for a raised anode field plate 74. The field plate 74 is formed during the gold
25 interconnection metallization process that forms the metallized tracks 87.

26 **[00104]** A second insulating layer 73 is formed on the device except in the areas where the
27 cathode gold bumps 84 and the anode gold bumps 85 are to be placed. The second insulating

1 layer 73 is provided to stabilize the surface of the device and can be formed from silicon nitride
2 (SiN).

3 **[00105]** As shown in FIG. 18, a plurality of cathode island electrodes 67 are electrically
4 connected, by means of gold metalized tracks 87, to each other in clusters, for example of 1 to 50
5 islands, to form a cathode cluster 81 with a common electrical interconnection point formed with
6 a cathode gold bump 84. A plurality of anode island electrodes 68 are electrically connected, by
7 means of gold metalized tracks 87, to each other in clusters, for example of 1 to 50 islands, to
8 form an anode cluster 82 with a common electrical interconnection point formed with an anode
9 gold bump 85.

10 **[00106]** The cathode electrodes 67 and anode electrodes 68 of the cathode clusters 81 and
11 anode clusters 82 are alternatively arranged so that each cathode electrode 67 is adjacent to an
12 anode electrode 68, thereby creating the maximum number of active interface areas 80.

13 **[00107]** It can be appreciated that triangular shaped island electrodes can be used for both the
14 multi-island FET and multi-island diode embodiments. An example layout of a multi-island
15 diode using triangular shaped island electrodes is shown in FIG. 20.

16 **[00108]** The electrical connections between island electrodes, the gold bump technology,
17 through-substrate vias and substrate used in the multi-island FET embodiment are equally
18 applicable to multi-island diodes. The island topography enables the multi-island diode to have a
19 very large collective active interface between cathode and anode electrodes, whereby a high
20 power device capable of high current operation can be implemented.

21 **[00109]** In another embodiment, the island electrode of an island topography can be
22 castellated (or crenulated). FIG. 21 shows a plan view of an island topography layout of a multi-
23 island FET wherein the rectangular shaped island electrodes have been castellated. In this
24 embodiment, the source island electrode 17 has castellated peninsulas 91 interleaved with the
25 castellated peninsulas 92 from the drain island electrode 18 to increase the active interface area
26 30 between each type of electrode. Within these active interface areas 30 between the castellated
27 peninsulas 91, 92, a third stripe shaped electrode 93 is deposited to form the gate electrode.

1 **[00110]** The castellated island topography of FIG. 21 is applicable to diode structures without
2 the gate electrode between the island electrodes' castellated peninsulas. The castellated island
3 topography is also applicable to triangular shaped island electrodes, either with or without gate
4 electrodes, to create transistors or diodes.

5 **[00111]** The castellated peninsulas 91, 92 shown in rectangular shape in FIG. 21, can
6 alternatively be of a tapered trapezoidal shape to improve the electromigration problems that
7 pertain to high current applications. The castellated peninsulas 91, 92 can also have gold or
8 other metal centered along them to increase their electrical current handling capabilities.
9 Transistors made using the structure shown in FIG. 21 can provide two to three times lower on-
10 resistance than the simple non-castellated island topography for practical low voltage
11 semiconductor implementations using smaller electrode spacing.

12 **[00112]** The castellated island topography is well suited to flip-chip electrode electrical
13 connections by using the gold bumps discussed previously. The plurality of gold or other
14 conductive metal electrical connections 94 to the gate electrodes 93 at regular intervals,
15 substantially improves the switching speed and switching delay time of the device.

16 **[00113]** In another embodiment, the castellated peninsulas can be extended into areas adjacent
17 to the island electrodes. As shown in FIG. 22, a plurality of additional active interface areas 30
18 can be created by extending the castellated peninsulas into areas 95 adjacent to the island
19 electrodes. This can increase the gate length and current handling capability of the device.
20 Varying widths of peninsulas, such as peninsula 96, can also be created to handle the current
21 from the additional interleaved peninsulas 91, 92. The resulting semiconductor devices can be
22 formed with or without gate electrodes, to create transistors or diodes, respectively. In the diode
23 application, or in cases where transistor gate speed is not critical, increased current handling
24 capability can be achieved by using other non-active areas 97 for additional peninsulas if it is not
25 required for gate connections.

26 **[00114]** In another embodiment, the source and drain island electrodes comprise of concentric
27 electrode islands of decreasing size. In FIG. 23, a high electron mobility transistor (HEMT)
28 transistor structure is provided having repeated square shaped concentric tracks of ohmic and

1 Schottky contacts. Every two ohmic contacts with one Schottky contact in between, form a
2 HEMT structure with the overall structure forming a concentric multi-island HEMT.

3 **[00115]** As shown in FIG. 23, the HEMT structure has a plurality of source concentric island
4 electrodes 300 and drain concentric island electrodes 302 made from a portion of the ohmic
5 concentric tracks. In between the source and drain concentric electrodes 300, 302 are gate
6 electrodes 304 made from the Schottky contact. The source and drain concentric electrodes 300,
7 302 are alternatively arranged such that each source island electrode 300 is adjacent to a drain
8 island electrode 302. The source island electrode 300 is connected to a source metal pad 306 by
9 vias 310. The drain island electrode 302 is connected to a drain metal pad 308 by vias 310. In
10 FIGS. 18 to 23, source metal pads 306 are shown hatched and drain metal pads 308 are shown
11 solid. A gate connection point 312 is located at the centre of the set of concentric tracks and the
12 gate connection point 312 is also aligned with the space defined with the corners of the source
13 and drain metal pads 306, 308.

14 **[00116]** The source and drain concentric island electrodes 300, 302 can be accessed by source
15 and drain island metal pads 306, 308 which are also alternatively arranged such that each source
16 metal pad 306 is adjacent to a drain metal pad 308. In FIG. 23, the corners of four metal pads
17 are placed over one set of square shaped concentric tracks of source and drain island electrodes
18 300, 302. In this embodiment, each source and drain island metal pad 306, 308 covers 4 corners
19 of 4 different sets of concentric tracks (FIG. 24).

20 **[00117]** The island metal pads 306, 308 can be isolated from the underlying electrodes by a
21 layer of oxide, nitride or other electrically insulative layer. Through this layer, a via 310 or other
22 contact method can be used to allow a connection to be made from the metal island pad 306, 308
23 to the underlying drain or source concentric island electrodes 300, 302. A connection 310 is
24 made only between drain electrodes 302 and drain pad 308 and only between source electrodes
25 300 and source pad 306.

26 **[00118]** The arrangement of FIG. 23 provides the benefit of requiring only one quarter of the
27 HEMT device to provide conduction through the highly resistive ohmic contact metal making up
28 the source and drain electrodes before reaching a source or drain metal pad. FIG. 24 illustrates
29 the use of multiple sets of concentric tracks and the placement of each source metal pad 306 and

1 drain metal pad 308 over one corner of each of the 4 sets of concentric tracks. As previously
2 mentioned, the source and drain metal island pads themselves are alternatively arranged such that
3 each source metal pad 306 is adjacent to a drain metal pad 308.

4 **[00119]** The Schottky gate electrode 304 is connected to an interconnect metal strap such as
5 gold or aluminum to provide a low resistance at the gate contact 312 which is located in the
6 spaces defined by the corners of the metal island pads 306, 308 to achieve a large contact area.

7 **[00120]** A low resistance strap can be used with the highly resistive ohmic contact metal
8 making up the source and drain electrodes 300, 302. The cross-section in FIG. 25 shows the
9 source electrode 300 strapped to a low resistance interconnect metal 330. The low resistance
10 interconnect 330 is connected to the metal source pad 306 by a via 310. The low resistance
11 metal interconnect 330 helps prevent the scaling problem that severely impairs the performance
12 of conventional high current power transistors because the on-chip local debiasing stand-off
13 voltage produced by the transistor source connection series resistance (under high current
14 conditions) prevents the transistor from being fully turned on. As a result, the input voltage does
15 not appear in-full across the intrinsic active source/gate electrodes. The metal interconnect 330
16 addresses the problem by removing most of the voltage drop that appears in series with the
17 intrinsic source electrode. A low resistance metal interconnect can also be used on the drain
18 electrode as shown in FIG. 25.

19 **[00121]** The example device of FIG. 25 also uses a T-shaped gate electrode 309 to provide a
20 lower series resistance and provides a surface field plate effect. It can be appreciated that
21 additional field plates connected to the source or gate can be used.

22 **[00122]** In another embodiment shown in FIG. 26, the concentric electrode elements can be
23 arranged in hexagon shaped tracks such that the source and drain metal pads can be triangle
24 shaped and placed in an alternating island topography. There is no requirement for the
25 rectangular or triangular islands pads to be symmetrical.

26 **[00123]** It can be appreciated that the concentric island and island pad arrangements can
27 equally apply to diodes with the removal of the gate structures. This island topography can be
28 applied to transistors and diodes in both low voltage and high voltage applications.

1 **[00124]** FIG. 27 illustrates an example use of the concentric island structure to provide a high
2 density diode matrix layout. The absence of the gate electrode further simplifies the structure
3 allowing a higher density to be achieved. In the example layout of FIG. 27, the concentric
4 square cathode and anode electrodes are centered between the metal island pad edges (in contrast
5 to the embodiment of FIG. 23 where the concentric electrodes were centered at the corners of the
6 pads). The embodiment shown in FIG. 27 allows the cathode and anode islands electrodes to be
7 easily sized to accept very large island pads which allow large connection posts to be mounted
8 upon the cathode and anode island electrodes.

9 **[00125]** In yet another embodiment, the relative position of the pads with respect to the
10 underlying concentric tracks can be aligned diagonally as shown in FIG. 28. This design
11 arrangement can be used for very high voltage devices because the corners of the underlying
12 concentric tracks are positioned in the area between the metal island pads. In the example of a
13 diode structure, this area can be conveniently made inactive by placing field isolation oxide or
14 nitride so that no diode action is present at the high voltage stressed corner.

15 **[00126]** In another embodiment, the nitride semiconductor devices using the island
16 topography can be used to build basic circuit blocks for a monolithic power integrated circuit
17 (MPIC). An MPIC includes several semiconductors and even several types of semiconductors to
18 form a complete or partially complete monolithic structured integrated circuit that can be used in
19 a variety of applications such as switch based amplifiers, power conversion circuits, point of load
20 regulators and switched mode power supplies.

21 **[00127]** For example, a useful and widely used circuit arrangement is the half-bridge circuit
22 shown in FIG. 29. This circuit is normally built using discrete MOSFET transistors. When used
23 for high current, high voltage and high speed applications the circuit function is often impaired
24 by the inductance of the wiring between the transistors and the poor on-resistance and speed of
25 MOSFET devices. The diodes shown are often the intrinsic body diodes of the MOSFET which
26 usually has unwanted charge storage effects that impair the ability of the half-bridge to operate at
27 high speed. Many benefits can be obtained if the entire circuit, including the diodes, is
28 integrated together in a monolithic GaN integrated circuit.

1 **[00128]** In the island structure of FIG. 30, the square shaped islands are split into two half-
2 islands 320. Gate tracks 322 are selectively placed between some of the adjacent half-islands
3 320 to form HEMTs and not placed between other half-islands to form diodes. The structure can
4 be viewed as having horizontal rows of half-islands, each half-island within the row for
5 performing the same electrical function. From the structure of FIG. 30, circuits can be formed
6 by connecting diagonal sequences of half-islands in either direction. In FIG. 30, the gate tracks
7 are deposited on every other two rows of islands. It can be appreciated that alternative
8 placements of gate tracks can be used to accommodate a variety of circuit configurations.

9 **[00129]** As an example, a monolithic GaN half/full-bridge integrated circuit is shown in FIG.
10 31 using the island topography of FIG. 30. In this example, the mapping of the physical device
11 layout to the equivalent electrical schematic symbol is the following:

- 12 - D1, G1, and S1 are the drain, gate and source for the T1 transistor,
- 13 - D2, G2, and S2 are the drain, gate and source for the T2 transistor,
- 14 - A2, and K2 are the anode and cathode for the D2 diode,
- 15 - A1, and K1 are the anode and cathode for the D1 diode,
- 16 - D3, G3, and S3 are the drain, gate and source for the T3 transistor,
- 17 - D4, G4, and S4 are the drain, gate and source for the T4 transistor,
- 18 - A4, and K4 are the anode and cathode for the D4 diode, and
- 19 - A3, and K3 are the anode and cathode for the D3 diode.

20 **[00130]** The sequence of transistors and diodes forming the circuit of FIG. 31 is reproduced in
21 FIG. 32 in a more conventional schematic representation of a half/full-bridge circuit.

22 **[00131]** Each of the half-islands which are used to form HEMTs can be formed using an
23 ohmic contact material to provide source electrode S_x or drain electrode D_x. The gate electrode
24 G_x can be formed by depositing a Schottky metal in a strip shape between the adjacent source
25 and drain half-islands, as shown in FIG. 33. Each of the half-islands which are used to form the
26 high electron mobility power diodes can be formed using either an ohmic material to form a
27 cathode K_x or a Schottky metal to form an anode A_x also shown in Figure 28.

1 **[00132]** Each of the split islands is electrically contacted by means of a conductive layer L,
2 thus providing some of the half-bridge circuit interconnect. The remainder of the
3 interconnections can be done by a plurality of means, including on the GaN semiconductor
4 device with additional interconnection layers, or by external means using packaging or printed
5 circuit board interconnections. The external means can be accomplished using bumped flip-chip
6 technology with the same pitched island patterns.

7 **[00133]** As another example, the clamped full-bridge rectifier power circuit schematically
8 represented in FIG. 34 is implemented using the island topography shown in FIG. 35.

9 **[00134]** Although the invention has been described with reference to certain specific
10 embodiments, various modifications thereof will be apparent to those skilled in the art without
11 departing from the spirit and scope of the invention as outlined in the claims appended hereto.

12

What is claimed is:

1. A semiconductor device comprising:
 - a substrate;
 - a semiconductor layer formed on a main surface of the substrate;
 - a plurality of first island electrodes and a plurality of second island electrodes spaced apart from each other so as to be alternatively arranged to produce two-dimensional active regions in all feasible areas of the semiconductor layer, each side of said first island electrodes is opposite a side of said second island electrodes;
 - a plurality of strip electrodes that are formed in a region between each said first island electrode and each said second island electrode on the semiconductor layer, said strip electrodes for serving as gate electrodes of a multi-island transistor, said first island electrodes for serving as source electrodes, said second island electrodes for serving as drain electrodes;
 - a plurality of connections to each of said first island electrodes and said second island electrodes; and
 - a plurality of connections to said gate electrodes at each interstices defined by corners of said first island electrodes and said second island electrodes.
2. The device of claim 1, wherein said plurality of connections to each of said first island electrodes are vias, said plurality of connections to each of said second island electrodes are bumps.
3. The device of claim 1 or 2, wherein said island electrodes are each a four-sided figure.
4. The device of claim 1 or 2, wherein said island electrodes islands are triangular shaped.
5. The device of claim 1 or 2, wherein said island electrodes are a combination of various variants of polygon shapes that allow said alternative arrangement.
6. The device of any one of claims 1 to 5, further comprising a low resistance metal strap connecting each gate electrode to a plurality of gate pads.

7. The device of any one of claims 1 to 6, further comprising one or more epitaxial layers in between said substrate and said semiconductor layer.
8. The device of claim 7, further comprising a plurality of epitaxial layers and one or more field plates, wherein each said field plate is positioned between successive epitaxial layers.
9. The device of any one of claims 1 to 8 wherein the semiconductor layer is a hetero layer consisting of a layer of undoped gallium nitride beneath a layer of undoped aluminum gallium nitride.
10. A semiconductor device comprising:
 - a substrate;
 - a semiconductor layer formed on a main surface of the substrate;
 - a plurality of first island electrodes and a plurality of second island electrodes spaced apart from each other so as to be alternatively arranged to produce two-dimensional active regions in all feasible areas of the semiconductor layer, each side of said first island electrodes is opposite a side of said second island electrodes;
 - an insulating film formed on the semiconductor layer having a plurality of openings that expose at least one of the first island electrodes, the second island electrodes and common electrode connections areas; and
 - a plurality of connections formed on the plurality of openings that expose said at least one of the first island electrodes and the second island electrodes.
11. The device according to claim 10, wherein a portion of the plurality of connections are through-substrate via connections and further comprises a large single electrode common pad formed at the base of the multiple through-substrate vias.
12. The device according to claim 10, wherein the islands are predominately rectangular shaped.
13. The device according to claim 10, wherein the islands are predominately triangular shaped.
14. The device according to claim 10, wherein the islands are a combination of various different polygon shapes to optimise active area usage.
15. The device according to claim 10, further comprising

- one or more metal layers connecting the plurality of first island electrodes to a common first electrode gold bump connection; and
- another one or more metal layers connecting the plurality of second island electrodes to a common second electrode gold bump connection.

16. The device according to claim 10, wherein the plurality of first island electrodes have a plurality of castellated peninsulas coming out from each of its sides, which are interlaced into a plurality of castellated peninsulas coming out from each of the sides of the plurality of second island electrodes.

17. The device of any one of claims 10 to 16, further comprising:

- a plurality of third stripe electrodes that are formed in a region between each first island electrode and each second island electrode on the semiconductor layer for serving as gate electrodes of a multi-island transistor, said first island electrodes for serving as source electrodes, said second island electrodes for serving as drain electrodes;

wherein said insulating film further comprises a plurality of openings that expose the third electrodes and wherein said plurality of ball or bump connections are also formed on the plurality of openings that expose the third electrodes.

18. The device according to claim 17, wherein a layer of p-type AlGaN material is deposited under the gate electrode to create an enhancement device.

19. The device according to claim 17, wherein a layer of p-type GaN material is deposited under the gate electrode to create an enhancement device.

20. The device of any one of claims 10 to 19 wherein the semiconductor layer is a hetero layer consisting of a layer of undoped gallium nitride beneath a layer of undoped aluminum gallium nitride.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35

INTERNATIONAL SEARCH REPORT

International application No.
PCT/CA2012/000080

<p>A. CLASSIFICATION OF SUBJECT MATTER</p> <p>IPC: H01L 29/41 (2006.01) , H01L 27/06 (2006.01) , H01L 29/775 (2006.01) , H01L 29/201 (2006.01)</p> <p>According to International Patent Classification (IPC) or to both national classification and IPC</p>																							
<p>B. FIELDS SEARCHED</p> <p>Minimum documentation searched (classification system followed by classification symbols) IPC (2006.01): H01L 29/41, H01L 27/06, H01L 29/775, H01L 29/201</p> <p>Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Google</p> <p>Electronic database(s) consulted during the international search (name of database(s) and, where practicable, search terms used) EPOQUE (EPODOC, English Full Text), Canadian Patent Database (gallium, nitride, semiconductor, island, electrode, ball, bump, via, strip, source, drain, gate, array, grid, matrix)</p>																							
<p>C. DOCUMENTS CONSIDERED TO BE RELEVANT</p> <table border="1"> <thead> <tr> <th>Category*</th> <th>Citation of document, with indication, where appropriate, of the relevant passages</th> <th>Relevant to claim No.</th> </tr> </thead> <tbody> <tr> <td>X Y</td> <td>US 3,783,349 (Beasom) 1 January 1974 (01-01-1974) * whole document especially Figs 3-5*</td> <td>1, 3 2, 4-9</td> </tr> <tr> <td>Y</td> <td>US 6,972,464 B2 (Shen) 6 December 2005 (06-12-2005) *whole document especially Col. 3-4; Figs 1a-3b*</td> <td>2</td> </tr> <tr> <td>Y</td> <td>US 2008/0173898 A1 (Ohmaki) 24 July 2008 (24-07-2008) *whole document especially Figs 1A, 1B, 12; para. [0041]-[0043], [0047], [0078], [0103] *</td> <td>4-9, 13, 18-20</td> </tr> <tr> <td>A</td> <td>US 7,327,007 B2 (Shimizu) 5 February 2008 (05-02-2008) *whole document especially Fig 3; col. 15 line 65 - col. 16 line 10*</td> <td>1-20</td> </tr> <tr> <td>A</td> <td>US 6,555,873 B2 (Disney et al.) 29 April 2003 (29-04-2003) *whole document especially Abstract; Fig 2*</td> <td>1-20</td> </tr> <tr> <td>X Y</td> <td>US 5,355,008 (Moyer et al.) 11 October 1994 (11-10-1994) *whole document especially Figs 2-5; col. 2 lines 58-64, col. 5 lines 15-23, col. 6 lines 40-47*</td> <td>10-12, 14-17 13, 18-20</td> </tr> </tbody> </table>			Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	X Y	US 3,783,349 (Beasom) 1 January 1974 (01-01-1974) * whole document especially Figs 3-5*	1, 3 2, 4-9	Y	US 6,972,464 B2 (Shen) 6 December 2005 (06-12-2005) *whole document especially Col. 3-4; Figs 1a-3b*	2	Y	US 2008/0173898 A1 (Ohmaki) 24 July 2008 (24-07-2008) *whole document especially Figs 1A, 1B, 12; para. [0041]-[0043], [0047], [0078], [0103] *	4-9, 13, 18-20	A	US 7,327,007 B2 (Shimizu) 5 February 2008 (05-02-2008) *whole document especially Fig 3; col. 15 line 65 - col. 16 line 10*	1-20	A	US 6,555,873 B2 (Disney et al.) 29 April 2003 (29-04-2003) *whole document especially Abstract; Fig 2*	1-20	X Y	US 5,355,008 (Moyer et al.) 11 October 1994 (11-10-1994) *whole document especially Figs 2-5; col. 2 lines 58-64, col. 5 lines 15-23, col. 6 lines 40-47*	10-12, 14-17 13, 18-20
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.																					
X Y	US 3,783,349 (Beasom) 1 January 1974 (01-01-1974) * whole document especially Figs 3-5*	1, 3 2, 4-9																					
Y	US 6,972,464 B2 (Shen) 6 December 2005 (06-12-2005) *whole document especially Col. 3-4; Figs 1a-3b*	2																					
Y	US 2008/0173898 A1 (Ohmaki) 24 July 2008 (24-07-2008) *whole document especially Figs 1A, 1B, 12; para. [0041]-[0043], [0047], [0078], [0103] *	4-9, 13, 18-20																					
A	US 7,327,007 B2 (Shimizu) 5 February 2008 (05-02-2008) *whole document especially Fig 3; col. 15 line 65 - col. 16 line 10*	1-20																					
A	US 6,555,873 B2 (Disney et al.) 29 April 2003 (29-04-2003) *whole document especially Abstract; Fig 2*	1-20																					
X Y	US 5,355,008 (Moyer et al.) 11 October 1994 (11-10-1994) *whole document especially Figs 2-5; col. 2 lines 58-64, col. 5 lines 15-23, col. 6 lines 40-47*	10-12, 14-17 13, 18-20																					
<p>[X] Further documents are listed in the continuation of Box C. [X] See patent family annex.</p> <table border="1"> <tbody> <tr> <td>* Special categories of cited documents :</td> <td>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</td> </tr> <tr> <td>"A" document defining the general state of the art which is not considered to be of particular relevance</td> <td>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</td> </tr> <tr> <td>"E" earlier application or patent but published on or after the international filing date</td> <td>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</td> </tr> <tr> <td>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</td> <td>"&" document member of the same patent family</td> </tr> <tr> <td>"O" document referring to an oral disclosure, use, exhibition or other means</td> <td></td> </tr> <tr> <td>"P" document published prior to the international filing date but later than the priority date claimed</td> <td></td> </tr> </tbody> </table>			* Special categories of cited documents :	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention	"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone	"E" earlier application or patent but published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art	"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family	"O" document referring to an oral disclosure, use, exhibition or other means		"P" document published prior to the international filing date but later than the priority date claimed										
* Special categories of cited documents :	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention																						
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone																						
"E" earlier application or patent but published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art																						
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family																						
"O" document referring to an oral disclosure, use, exhibition or other means																							
"P" document published prior to the international filing date but later than the priority date claimed																							
<p>Date of the actual completion of the international search</p> <p>17 April 2012 (17-04-2012)</p>		<p>Date of mailing of the international search report</p> <p>5 April 2012 (05-04-2012)</p>																					
<p>Name and mailing address of the ISA/CA</p> <p>Canadian Intellectual Property Office</p> <p>Place du Portage I, C114 - 1st Floor, Box PCT</p> <p>50 Victoria Street</p> <p>Gatineau, Quebec K1A 0C9</p> <p>Facsimile No.: 001-819-953-2476</p>		<p>Authorized officer</p> <p>Mehdi Ghayour (819) 934-8641</p>																					

INTERNATIONAL SEARCH REPORTInternational application No.
PCT/CA2012/000080**Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of the first sheet)**

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons :

1. ☐ Claim Nos. :
because they relate to subject matter not required to be searched by this Authority, namely :

2. ☐ Claim Nos. :
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically :

3. ☐ Claim Nos. :
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows :

Group A: claims 1-9 A semiconductor device having alternating source/drain island electrodes with gate electrodes in the region between the source/drain electrodes.

Group B: claims 10-20 A semiconductor device having alternating source/drain island electrodes with an insulating film having a plurality of openings that expose the source (or drain) electrodes and a plurality of connections to connect the source (or drain) electrodes.

An *a posteriori* analysis (see US 3,783,349) has concluded that alternating source/drain island electrodes is not new and therefore there is no common inventive link between Group A and B claims.

1. ☒ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claim Nos. :
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claim Nos. :

Remark on Protest ☐ The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.

☐ The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.

☐ No protest accompanied the payment of additional search fees.

INTERNATIONAL SEARCH REPORTInternational application No.
PCT/CA2012/000080

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2006/0138565 A1 (Su et al.) 29 June 2006 (29-06-2006) *whole document especially Figs 1, 2*	1-20
A	US 5,087,950 (Katano) 11 February 1992 (11-02-1992) *whole document*	1-20

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.
PCT/CA2012/000080

Patent Document Cited in Search Report	Publication Date	Patent Family Member(s)	Publication Date
US3783349A	01 January 1974 (01-01-1974)	None	
US6972464B2	06 December 2005 (06-12-2005)	AU2003284004A1 AU2003284004A8 JP2006515956A JP4641259B2 KR20050075351A KR101022867B1 US2005017299A1 WO2004034432A2 WO2004034432A3 WO2004034432A9	04 May 2004 (04-05-2004) 04 May 2004 (04-05-2004) 08 June 2006 (08-06-2006) 02 March 2011 (02-03-2011) 20 July 2005 (20-07-2005) 16 March 2011 (16-03-2011) 27 January 2005 (27-01-2005) 22 April 2004 (22-04-2004) 28 April 2005 (28-04-2005) 17 November 2005 (17-11-2005)
US2008173898A1	24 July 2008 (24-07-2008)	JP2006253559A WO2006098341A1	21 September 2006 (21-09-2006) 21 September 2006 (21-09-2006)
US7327007B2	05 February 2008 (05-02-2008)	CN1665028A CN100388493C DE102004063523A1 DE102004063523B4 ITTO20050127A1 JP2005251903A JP4667756B2 KR20060043235A KR100710433B1 TWI277208B TWI283926B US2005194656A1	07 September 2005 (07-09-2005) 14 May 2008 (14-05-2008) 22 September 2005 (22-09-2005) 29 May 2008 (29-05-2008) 04 September 2005 (04-09-2005) 15 September 2005 (15-09-2005) 13 April 2011 (13-04-2011) 15 May 2006 (15-05-2006) 24 April 2007 (24-04-2007) 21 March 2007 (21-03-2007) 11 July 2007 (11-07-2007) 08 September 2005 (08-09-2005)
US6555873B2	29 April 2003 (29-04-2003)	EP1300886A2 EP1300886A3 EP1521307A2 EP1521307A3 JP2003152179A JP4744057B2 JP2004297085A JP2011151408A US2003047788A1 US2003151110A1 US6798020B2 US2003047792A1 US6815293B2 US2004232486A1 US6987299B2	09 April 2003 (09-04-2003) 18 February 2004 (18-02-2004) 06 April 2005 (06-04-2005) 06 August 2008 (06-08-2008) 23 May 2003 (23-05-2003) 10 August 2011 (10-08-2011) 21 October 2004 (21-10-2004) 04 August 2011 (04-08-2011) 13 March 2003 (13-03-2003) 14 August 2003 (14-08-2003) 28 September 2004 (28-09-2004) 13 March 2003 (13-03-2003) 09 November 2004 (09-11-2004) 25 November 2004 (25-11-2004) 17 January 2006 (17-01-2006)
[Continued on Page 6]			

INTERNATIONAL SEARCH REPORT

 International application No.
 PCT/CA2012/000080

[Continuation of Patent Family Annex]

Patent Document Cited in Search Report	Publication Date	Patent Family Member(s)	Publication Date
US5355008A	11 October 1994 (11-10-1994)	AU3593395A	19 April 1996 (19-04-1996)
		AU7484594A	06 June 1995 (06-06-1995)
		DE69425070D1	03 August 2000 (03-08-2000)
		DE69425070T2	08 March 2001 (08-03-2001)
		DE69513680D1	05 January 2000 (05-01-2000)
		DE69513680T2	11 May 2000 (11-05-2000)
		EP0729647A4	11 July 1996 (11-07-1996)
		EP0729647A1	04 September 1996 (04-09-1996)
		EP0729647B1	28 June 2000 (28-06-2000)
		EP0788659A1	13 August 1997 (13-08-1997)
		EP0788659A4	10 September 1997 (10-09-1997)
		EP0788659B1	01 December 1999 (01-12-1999)
		JPH09505689A	03 June 1997 (03-06-1997)
		JP3280383B2	13 May 2002 (13-05-2002)
		JPH10506755A	30 June 1998 (30-06-1998)
		US5447876A	05 September 1995 (05-09-1995)
		US5517046A	14 May 1996 (14-05-1996)
		WO9513693A1	26 May 1995 (26-05-1995)
		WO9610267A1	04 April 1996 (04-04-1996)
US2006138565A1	29 June 2006 (29-06-2006)	TWI261891B	11 September 2006 (11-09-2006)
		US7132717B2	07 November 2006 (07-11-2006)
US5087950A	11 February 1992 (11-02-1992)	JP3248436A	06 November 1991 (06-11-1991)
		JP2679333B2	19 November 1997 (19-11-1997)