(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 11 August 2011 (11.08.2011)

(10) International Publication Number WO 2011/096978 A2

(51) International Patent Classification: *G11C 16/04* (2006.01) *G11C 16/30* (2006.01)

(21) International Application Number:

PCT/US2010/058214

(22) International Filing Date:

29 November 2010 (29.11.2010)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

12/702,061 8 February 2010 (08.02.2010)

US

(71) Applicant (for all designated States except US): NA-TIONAL SEMICONDUCTOR CORPORATION [US/ US]; 2900 Semiconductor Drive, Santa Clara, CA 95051 (US).


(72) Inventors; and

(75) Inventors/Applicants (for US only): POPLEVINE, Pavel [US/US]; 2814 Summit Drive, Burlingame, CA 94010 (US). HO, Ernes [ID/US]; 110 Remington Drive, #41, Sunnyvale, CA 94087 (US). KHAN, Umer [PK/US]; 2216 Lenox Place, Santa Clara, CA 95054 (US). LIN, Hengyang (James) [US/US]; 3375 Ashbourne Circle, San Ramon, CA 94583 (US).

- (74) Agent: POLLOCK, Michael, J.; Dergosits & Noah LLP, Three Embarcadero Center, Suite 410, San Francisco, CA 94111 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,

[Continued on next page]

(54) Title: 5-TRANSISTOR NON-VOLATILE MEMORY CELL



(57) Abstract: A method is provided for programming a non-volatile memory (NVM) cell array that includes a plurality of NVM cells. Each NVM cell in the array includes an NMOS control transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to a storage node, a PMOS erase transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to the storage node, an NMOS data transistor having source, drain and bulk region electrodes and a gate electrode connected to the storage node, the bulk region electrode being connected to a common bulk node, a first NMOS pass gate transistor having a source electrode connected to the drain electrode of the NMOS data transistor, a drain electrode connected to a first array bit line, a bulk region electrode connected to the common bulk node and a gate electrode connected to a first array word line, and a second NMOS pass gate transistor having a drain electrode connected to the source electrode of the NMOS data transistor, a source electrode connected to a second array bit line, a bulk region electrode connected to the common bulk node and a gate electrode connected to a second array word line. The NVM cell array programming method comprises: for each NVM cell in the NVM cell array, setting the source, drain, bulk region and gate electrodes of the NMOS control transistor, the PMOS erase transistor and the NMOS data transistor of the NVM cell to 0V; for each cell in the array selected for programming, setting either the first array word line to a positive inhibiting voltage while setting the first bit line to 0V, or setting the second array word line to the positive inhibiting voltage while setting the second bit line to 0V, or both, while setting the common bulk node to 0V; for each cell in the array not selected for programming, setting the first and second array word lines to 0V while setting the first or second array bit line (or both) to the positive inhibiting voltage or 0V while setting the common bulk node to 0v; ramping up the control voltage from 0V to a maximum positive control voltage and the erase voltage from 0V to a maximum positive erase voltage for a programming time period; ramping down the control voltage from the maximum positive control voltage to 0V and the erase voltage from the maximum positive erase voltage to 0V; and returning all electrodes in the array that are set to the positive inhibiting voltage to 0V.





SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, **Published**: GW, ML, MR, NE, SN, TD, TG).

— without many control of the co

— without international search report and to be republished upon receipt of that report (Rule 48.2(g))

5-TRANSISTOR NON-VOLATILE MEMORY CELL

5

10

15

20

25

30

35

FIELD OF THE INVENTION

[0001] The present invention relates to integrated circuit memory devices and, in particular to a 5-transistor non-volatile memory (NVM) cell that facilitates an increase in the voltage difference between the floating gate of a programmed NVM cell in an NVM cell array and the floating gate of a non-programmed NVM cell in the array.

BACKGROUND OF THE INVENTION

[0002] U.S. Patent No. 7,164,606 B1, which issued on January 16, 2007, to Poplevine et al., discloses an all-PMOS 4-transistor non-volatile memory (NVM) cell that utilizes reverse Fowler-Nordheim tunneling for programming.

[0003] Referring to Fig. 1, as disclosed in U.S. Patent No. 7,164,606, in accordance with the method of programming an NVM array that includes all-PMOS 4-transistor NVM cells having commonly-connected floating gates, for each cell in the array that is to be programmed, all of the electrodes of the cell are grounded. Then, an inhibiting voltage V_n is applied to the bulk-connected source region V_r of the cell's read transistor P_r , to the commonly-connected drain, bulk and source regions V_e of the cell's erase transistor P_e , and to the drain region D_r of the read transistor P_r . The source region V_p and the drain region D_p of the cell's programming transistor P_w are grounded. The bulk V_{nw} of the programming transistor P_w is optional; it can be grounded or it can remain at the inhibiting voltage V_n . For all cells in the array that are not selected for programming, the inhibiting voltage V_n is applied to electrodes V_r , V_e and D_r and is also applied to electrodes V_p , D_p and V_{nw} . The control voltage V_c of the cell's control transistor P_c is then swept from 0V to a maximum programming voltage V_{cmax} in a programming time T_{prog} . The control gate voltage V_c is then ramped down from the maximum programming

voltage V_{cmax} to 0V. All electrodes of the cell and the inhibiting voltage V_n are then returned to ground.

5

10

15

20

25

30

[0004] As described in detail in the '606 patent, the all-PMOS 4-transistor NVM cell disclosed therein relies on reverse Fowler-Nordheim tunneling for programming. That is, when the potential difference between the floating gate electrode of the programming transistor of an all-PMOS NVM cell and the drain, source and bulk electrodes of the programming transistor exceeds a tunneling threshold voltage, electrons tunnel from the drain and source electrodes to the floating gate, making the floating gate negatively charged.

[0005] U.S. Patent No. 7,164,606 is hereby incorporated by reference herein in its entirety to provide background information regarding the present invention.

[0006] The all-PMOS 4-transistor NVM cell programming technique disclosed in the '606 patent provides advantages of both low current consumption, allowing the ability to simultaneously program a large number of cells without the need for high current power sources, and a simple programming sequence. However, as discussed above, during the programming sequence, the drain and source regions of the read transistor P_r and of the programming transistor P_w of non-programmed NVM cells in the array are set to a fixed inhibiting voltage V_n, while the V_e electrode of the erase transistor Pe is set to the inhibiting voltage V_n and the V_c electrode of the control transistor P_c is ramped up from 0V to V_{cmax}. As a result, negative charge is trapped on the floating gate of the nonprogrammed cells, even though the amount of trapped charge is less than the negative charge that is trapped on the floating gate of the programmed cells. This sets the voltage level of the floating gate of a non-programmed cell to about V_n above the voltage level of the floating gate of a programmed cell. This means that the maximum possible voltage difference between the floating gate of a programmed cell and the floating gate of a nonprogrammed cell is V_n. Non-programmed cells with this condition are referred to as "disturbed cells."

[0007] Thus, there is a need for an NVM cell design that increases the voltage difference between the floating gate of a programmed NVM cell and a non-programmed NVM cell, but retains the advantages of the all-PMOS 4 transistor NVM cell.

SUMMARY OF THE INVENTION

5

10

15

20

25

30

[0008] The present invention provides a method of programming a non-volatile memory (NVM) cell array that includes a plurality of NVM cells. Each NVM cell in the array includes an NMOS control transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to a storage node, a PMOS erase transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to the storage node, an NMOS data transistor having source, drain and bulk region electrodes and a gate electrode connected to the storage node, the bulk region electrode being connected to a common bulk node, a first NMOS pass gate transistor having a source electrode connected to the drain electrode of the NMOS data transistor, a drain electrode connected to a first array bit line, a bulk region electrode connected to the common bulk node and a gate electrode connected to a first array word line, and a second NMOS pass gate transistor having a drain electrode connected to the source electrode of the NMOS data transistor, a source electrode connected to a second array bit line, a bulk region electrode connected to the common bulk node and a gate electrode connected to a second array word line. The NVM cell array programming method comprises: for each NVM cell in the array, setting the source, drain, bulk region and gate electrodes of the NMOS control transistor, the PMOS erase transistor and the NMOS data transistor of the NVM cell to 0V; for each cell in the array selected for programming, setting the first array word line to a positive inhibiting voltage and the corresponding second bit line to 0V, or setting the second array word line to the positive inhibiting voltage and the corresponding second bit line to 0V, or both, and setting the common bulk node to 0V; for each cell in the array not selected for programming, setting the first and second array word lines to 0V while setting either the first or second array bit line (or both) to the positive inhibiting voltage or 0V, and setting the common bulk node to 0v; ramping up the control voltage from 0V to a positive control voltage and the erase voltage from 0V to a positive erase voltage for a predefined programming time; ramping down the control voltage from the positive control voltage to 0V and the erase voltage

from the positive erase voltage to 0V; and returning all electrodes set to the positive inhibiting voltage to 0V.

[0009] The features and advantages of the present invention will be more fully understood and appreciated upon consideration of the following detailed description of the invention and the accompanying drawings, which set forth illustrative embodiments in which the concepts of the invention are utilized.

BRIEF DESCRIPTION OF THE DRAWINGS

10 [0010] Fig. 1 is a schematic diagram illustrating an all-PMOS 4-tranistor NVM cell.

5

20

30

- [0011] Fig. 2 is a schematic diagram illustrating an embodiment of a 5-transistor NVM cell in accordance with the concepts of the present invention.
- 15 [0012] Fig. 3 is a cross-section drawing illustrating the Fig. 1 all-PMOS 4-transistor NVM cell.
 - [0013] Fig. 4 is a cross-section drawing illustrating a structural embodiment of the Fig. 2 a 5-transistor NVM cell in accordance with the concepts of the present invention.
 - [0014] Fig. 5 is a cross-section drawing illustrating an alternate structural embodiment of the Fig. 2 5-transistor NVM cell in accordance with the concepts of the present invention.
- [0015] Fig. 6 is a schematic diagram illustrating an embodiment of an NVM cell array comprising a plurality of 5-transitor NVM cells of the type illustrated in Fig. 2.

DETAILED DESCRIPTION OF THE INVENTION

[0016] Fig. 2 shows an embodiment of a 5-transistor non-volatile memory (NVM) cell 200 in accordance with the concepts of the present invention that advantageously modifies the all-PMOS 4-transistor NVM cell 100 shown in Fig. 1. More specifically, the 5-transistor NVM cell 200 replaces the PMOS control transistor P_c of the all-PMOS cell 100 with an NMOS control transistor N_c having commonly-connected source, drain and bulk region electrodes that receive a control voltage V_c; the gate electrode of the NMOS

control transistor N_c is connected to a storage node N_s. The NVM cell 200 also includes a PMOS erase transistor Pe having commonly-connected source, drain and bulk region electrodes that receive an erase voltage Ve; the gate electrode of the of the erase transistor Pe is connected to the storage node Ns. The Fig. 2 5-transistor NVM cell 200 replaces the PMOS read transistor P_r and the PMOS program transistor P_w of the Fig. 1 all-PMOS NVM cell 100 with a single NMOS data transistor N_d that has its gate electrode connected to the storage node N_s. The 5-transistor NVM cell 200 also includes a first NMOS pass gate transistor PG1 and a second NMOS pass gate transistor PG2. The first NMOS pass gate transistor PG1 is connected between the source electrode of the data transistor N_d and a first NVM cell array bit line B1; the gate electrode of the first NMOS pass gate transistor PG1 is connected to a first NVM cell array word line W1. The second NMOS pass gate transistor PG2 is connected between the drain electrode of the data transistor N_d and a second NVM cell array bit line B2; the gate electrode of the second NMOS pass gate transistor PG2 is connected to a second NVMN cell array word line W2. The bulk region electrodes of the data transistor N_d, the first NMOS pass gate transistor PG1 and the second NMOS pass gate transistor are commonly-connected to receive a bulk region programming voltage V_{pw}.

5

10

15

[0017] Fig. 3 shows a cross section of the Fig. 1 all-PMOS 4-transistor NVM cell 100 20 with large N-well spacing between the PMOS transistors. Fig. 4 shows a cross section of the Fig. 2 5-transistor NVM cell 200. As shown by the dashed vertical lines in Figs. 1 and 2, the Fig. 2 5-transsitor NVM cell 200 has a more compact design than the Fig. 1 all-PMOS NVM cell 100. Fig. 4 also shows that the NMOS control transistor N_c of the Fig. 2 NVM cell is built in an isolated P-well 400. Fig. 4 further shows that the bulk 25 (substrate) regions of the NMOS data transistor N_d, the first NMOS pass gate transistor PG1 and the second NMOS pass gate transistor PG2 of the NVM cell 200 are commonly connected via the P-substrate 402. Fig. 5 shows a cross section of an alternate embodiment of the NVM cell 200 wherein the commonly-connected bulk regions of the NMOS data transistor N_d, the first NMOS pass gate transistor PG1 and the second NMOS 30 pass gate transistor PG2 are formed in an isolated P-well 500. The dashed vertical lines in the Fig. 5 alternate embodiment show that it is the same size as the Fig. 4 embodiment and, thus, more compact than the Fig. 3 all-PMOS cell.

[0018] Fig. 6 shows a plurality of 5-transistor NVM cells 200 of the type described above with respect to Fig. 2 incorporated into a NVM cell array 600.

[0019] With reference to Figs. 2 and 6, the program, erase and read sequences for the 5-transistor NVM cell 200 in an array 600 are as follows:

[0020] Program Sequence

5

10

15

20

25

All electrodes of the cell 200 are set to 0V. For all cells in the array 600 selected to be programmed, set either the first array word line W1 to a positive inhibiting voltage V_n and the corresponding first array bit line B1 to 0V, or set the second array word line W2 to the positive inhibiting voltage V_n and the corresponding second bit line B2 to 0V, or both; the bulk region electrode V_{pw} is also set to 0V. For all cells 200 in the array 600 not selected to be programmed, set both the first array word line W1 and the second array word line W2 to 0V and set eithert the first array bit line B1 or the second array bit line B2, or both, to the positive inhibiting voltage V_n or 0V; the bulk region electrode V_{pw} is set to 0V. Next, ramp up the control voltage V_c from 0V to a positive maximum control voltage V_{cmax} and the erase voltage from 0V to a positive maximum erase voltage V_{emax} and hold both voltages for a predefine programming time T_{prog} (compared to the programming sequence for the all-PMOS NVM cell 100, the erase voltage V_e is now ramped up along with the control voltage V_c in order to prevent forwarding biasing the PN diode that is formed between the isolated P-well and the N-well (see Figs. 3 and 4). The control voltage V_c is then ramped down from maximum positive control voltage V_{cmax} to 0V and the erase voltage V_e is ramped down from the maximum positive erase voltage V_{emax} to 0V. All cell electrodes in the array that are set to the positive inhibiting voltage V_n are then returned to 0V.

[0021] After the above-described steps, the programming sequence is complete with no disturb condition in the non-programmed cells of the array.

30 [0022] Erase Sequence

For each NVM cell 200 in the array 600 to be erased, ramp up the erase voltage V_e from 0V to the maximum positive erase voltage V_{emax} and hold this voltage V_{emax} for a

predefined erase time T_{erase} ; then ramp the erase voltage V_e down from the maximum positive erase voltage V_{emax} to 0V. All other electrodes of the cell are set to 0V.

PCT/US2010/058214

[0023] Read Sequence

For each NVM cell 200 in the array 600 to be read, set the first array word line W1 and the second array word line W2 to the positive inhibiting voltage V_n and set the first array bit line B1 and the second array bit line B2 to a voltage difference of about 1V (e.g., sufficient enough voltage to be able to read the cell current while preventing disturb to the programmed cells). All other electrodes of the cell are set to 0V.

10

15

20

25

30

[0024] Those skilled in the art will appreciate that the voltage levels utilized in the programming, erase and read sequences will depend upon the thickness of the gate oxide utilized in the NVM cell's transistors. For example, for a gate oxide thickness of 60-80Å, $V_n \sim 3.3 \, \text{V}$, $V_{cmax} = V_{emax} \sim 10 \, \text{V}$, with $T_{prog} = T_{erase} \sim 20-50 \, \text{msec}$. For a gate oxide thickness of 120Å, $V_n \sim 5.0 \, \text{V}$, $V_{cmax} = V_{emax} \sim 16 \, \text{V}$, with $T_{prog} = T_{erase} \sim 20-50 \, \text{msec}$.

[0025] Referring to Fig. 2, adding the first NMOS pass transistor PG1 and the second NMOS pass transistor PG2 to the NVM cell 200 allows the drain and source regions of the NMOS data transistor N_d to be floating for non-programmed cells during the programming sequence, as described above, as opposed to being set to a fixed voltage V_n in the case of the Fig. 1 all-PMOS NVM cell 100. This allows the drain and source regions of the data transistor N_d to rise above the V_n level as the control voltage V_c and the erase voltage V_e are ramped up from 0V to V_{cmax} and V_{emax}, respectively, during the programming sequence. As a result, little or no negative charge is trapped to the floating gate of non-programmed NVM cells. Thus, non-programmed cells retain their initial voltage condition (usually the condition after an erase sequence, which is performed before the programming sequence), which is usually at a level of more than V_n above that of programmed NVM cells. This means that the maximum possible voltage difference between the floating gate of a programmed NVM cell and the floating gate of a nonprogrammed NVM cell is usually more than V_n. The non-programmed cells with this condition are typically referred to as non-disturbed cells. Since the voltage difference between the floating gate of programmed NVM cells and the floating gate of nonprogrammed NVM cells in the case of the 5-transistor NVM cell 200 is larger than the

WO 2011/096978 PCT/US2010/058214

difference in the case of the all-PMOS NVM cell 100, the NVM cell 200 has superior noise margin and data retention time compared to the NVM cell 100. At the same time, the 5-transistor NVM cell 200 still retains the advantages of the reverse Fowler-Nordheim tunneling programming technique of the Fig. 1 all-PMOS NVM cell 100.

5

[0026] It should be understood that the particular embodiments of the present invention described above have been provided by way of example and that other modifications may occur to those skilled in the art without departing from the scope of the invention as expressed in the appended claims and their equivalents.

10

What is claimed is:

5

10

15

20

25

30

1. A non-volatile memory (NVM) cell comprising:

an NMOS control transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to a storage node;

a PMOS erase transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to the storage node;

an NMOS data transistor having source, drain and bulk region electrodes and a gate electrode connected to the storage node, the bulk region electrode being connected to a common bulk node;

a first NMOS pass gate transistor having a source electrode connected to the drain electrode of the NMOS data transistor, a drain electrode, a bulk region electrode connected to the common bulk node, and a gate electrode; and

a second NMOS pass gate transistor having a drain electrode connected to the source electrode of the NMOS data transistor, a source electrode, a bulk region electrode connected to the common bulk node, and a gate electrode.

2. A method of programming a non-volatile memory (NVM) cell, the NVM cell including an NMOS control transistor having commonly-connected source, drain and bulk electrodes and a gate electrode connected to a storage node, a PMOS erase transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to the storage node, an NMOS data transistor having source, drain and bulk region electrodes and a gate electrode connected to the storage node, the bulk region electrode being connected to a common bulk node, a first NMOS pass gate transistor having a source electrode connected to the drain electrode of the NMOS data transistor, a drain electrode connected to a first array bit line, a bulk region electrode connected to the common bulk node and a gate electrode connected to a first array word line, and a second NMOS pass gate transistor having a drain electrode connected to the source electrode of the NMOS data transistor, a source electrode connected to a second array bit line, a bulk region electrode connected to the common bulk node and a gate electrode connected to a second array word line, the NVM cell programming method comprising:

setting the source, drain, bulk region and gate electrodes of the NMOS control transistor, the PMOS erase transistor and the NMOS data transistor of the NVM cell to 0V;

setting either the first array word line to a positive inhibiting voltage and the first array bit line to 0V, or setting the second array word line to the positive inhibiting voltage and the second array bit line to 0V, or both, while setting the common bulk node to 0V;

ramping up the control voltage from 0V to a maximum positive control voltage and the erase voltage from 0V to a maximum positive erase voltage for a predefined programming time;

ramping down the control voltage from the maximum positive control voltage to 0V and the erase voltage from the maximum positive erase voltage to 0V; and

returning all electrodes set to the positive inhibiting voltage to 0V.

15

20

25

30

10

5

- 3. The programming method of claim 2, wherein the positive inhibiting voltage is about 3.3V.
- 4. The programming method of claim 2, wherein the positive inhibiting voltage is about 5.0V.
 - 5. A method of programming a non-volatile memory (NVM) cell array that includes a plurality of NVM cells, each NVM cell in the array including an NMOS control transistor having commonly-connected source, drain and bulk electrodes and a gate electrode connected to a storage node, a PMOS erase transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to the storage node, an NMOS data transistor having source, drain and bulk region electrodes and a gate electrode connected to the storage node, the bulk region electrode being connected to a common bulk node, a first NMOS pass gate transistor having a source electrode connected to the drain electrode of the NMOS data transistor, a drain electrode connected to a first array bit line, a bulk region electrode connected to the common bulk node and a gate electrode connected to a first array word line, and a second NMOS pass gate transistor having a drain electrode connected to the source electrode of the NMOS

data transistor, a source electrode connected to a second array bit line, a bulk region electrode connected to the common bulk node and a gate electrode connected to a second array word line, the NVM cell array programming method comprising:

5

for each NVM cell in the NVM cell array, setting the source, drain, bulk region and gate electrodes of the NMOS control transistor, the PMOS erase transistor and the NMOS data transistor to 0V;

10

for each NVM cell in the NVM cell array selected for programming, setting either the first array word line to a positive inhibiting voltage and the first array bit line to 0V, or the second array word line to the positive inhibiting voltage and the second array bit line to 0V, or both, while setting the common bulk node to 0V;

15

for each NVM cell in the NVM cell array not selected for programming, setting the first and second array word lines to 0V while setting the first or second array bit lines, or both, to the positive inhibiting voltage or 0V, while setting the common bulk node to 0V, ramping up the control voltage from 0V to a maximum positive control voltage and erase voltage from 0V to a maximum positive erase voltage for a programming time;

20

ramping down the control voltage from the maximum positive control voltage to 0V and the erase voltage from the maximum positive erase voltage to 0V; and

returning all electrodes in the NVM cell array that are set to the positive inhibiting voltage to 0V.

- 25
- 6. The programming method of claim 5, wherein the positive inhibiting voltage is about 3.3V.
- 7. The programming method of claim 5, wherein the positive inhibiting voltage is about 5.0V.

WO 2011/096978 PCT/US2010/058214

1/4




FIG. 1

