



- (51) International Patent Classification:  
*G06F 9/44* (2006.01)
- (21) International Application Number:  
PCT/US2014/049084
- (22) International Filing Date:  
31 July 2014 (31.07.2014)
- (25) Filing Language: English
- (26) Publication Language: English
- (71) Applicant: **HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.** [US/US]; 11445 Compaq Center Drive W., Houston, Texas 77070 (US).
- (72) Inventor: **CHANG, Robert**; 10F-1, No. 66 Jingmao 2nd Rd, NanGang District, Taipei, Taipei City, 11568 (TW).

(74) Agents: **HAQ, M. Aamir** et al.; Hewlett-Packard Company, Intellectual Property Administration, 3404 E. Harmony Road, Mail Stop 35, Fort Collins, Colorado 80528 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

[Continued on next page]

(54) Title: COMPUTING DEVICE WITH FIRST AND SECOND OPERATING SYSTEMS

(57) Abstract: In one example in accordance with the present disclosure, a computing device utilizes a basic input/output system (BIOS) to program a chipset to generate an interrupt, loads a first and an operating system, receives the interrupt from the chipset; and causes aspects of one operating system to be stored in a partition within a storage device.




FIG. 2

WO 2016/018349 A1

**(84) Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**

- *as to the identity of the inventor (Rule 4.17(i))*
- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*

**Published:**

- *with international search report (Art. 21(3))*

## COMPUTING DEVICE WITH FIRST AND SECOND OPERATING SYSTEMS

BACKGROUND

[0001] In today's computing environment, most computing devices (e.g., desktops, notebooks, workstations, tablets, and smartphones) run a single operating system (OS). Generally, the OS is software that manages the computing device's hardware components and provides common services for various application programs. Popular OSs include Microsoft Windows®, Mac OS X®, Android®, and Linux®.

[0002] For some users, however, a single OS does not meet their respective needs, and therefore these users utilize computing devices with multiple OSs. These computing devices are often referred to as dual-OS devices, and provide the ability to switch between two distinct OSs. For example, the user may switch back and forth between Microsoft Windows 8® and Android®, or, alternatively, switch back and forth between Mac OS X® and Microsoft Windows®. Among other things, for example, this may enable the user to use one OS for productivity and work related tasks, and use the other OS to gain access to touch-optimized applications.

[0003] With regard to operation, in general, the computing device loads both OSs and runs one OS while suspending operation of the other OS. The user can typically switch between the two OSs by selecting a hotkey or icon.

BRIEF DESCRIPTION OF THE DRAWINGS

[0004] Examples are described in the following detailed description and in reference to the drawings, in which:

[0005] Fig. 1 depicts an example computing device in accordance with an implementation of the present disclosure;

[0006] Fig. 2 depicts an example process flow diagram for computing device operation in accordance with an implementation of the present disclosure;

[0007] Fig. 3 depicts an example process flow diagram for computing device operation in accordance with another implementation of the present disclosure;

[0008] Fig. 4 depicts an example process flow diagram for computing device operation in accordance with yet another implementation of the present disclosure; and

[0009] Fig. 5 depicts an example computer-readable medium implemented within a computing device in accordance with an implementation of the present disclosure.

### NOTATION AND NOMENCLATURE

**[00010]** Certain terms are used throughout the following description and claims to refer to particular system components. As one skilled in the art will appreciate, technology companies may refer to components by different names. This document does not intend to distinguish between components that differ in name but not function. In the following discussion and in the claims, the terms “including” and “comprising” are used in an open-ended fashion, and thus should be interpreted to mean “including, but not limited to... .” Also, the term “couple” or “couples” is intended to mean either an indirect or direct connection. Thus, if a first device couples to a second device, that connection may be through a direct electrical or mechanical connection, through an indirect electrical or mechanical connection via other devices and connections, through an optical electrical connection, or through a wireless electrical connection.

**[00011]** Additionally, the term “BIOS memory” should be interpreted to mean a memory such as a read-only memory (ROM) or Flash memory which stores the basic input/output system (BIOS). The term “BIOS” as used herein should be interpreted as machine-readable instructions to perform various startup functions of a computing device, such as, e.g., initializing and testing hardware, loading bootstrap code, and/or loading the operating system(s) from a storage device. In some implementations, the “BIOS” as described herein is part of a unified extensible firmware interface (UEFI). The term “chipset” should be interpreted to mean at least one component on the computing device motherboard that conducts tasks such as, e.g., dataflow management between a central processing unit (CPU), memory, storage, and/or peripherals. In some examples, at least a portion of the chipset may be integrated in the CPU, while in other implementations the chipset may be discrete from the CPU. Furthermore, in some implementations the chipset may be referred to by another name, such as, e.g., the Platform Controller Hub (PCH).

**[00012]** Additionally, the term “running” or “executing” with respect to an OS generally means that the OS is currently being executed and is currently the active OS in the dual-OS computing device. By contrast, the term “suspended” with respect to an OS generally means that, for at least the most part, the OS is not being executed and it is currently the inactive OS in the dual-OS computing device. Finally, the term “current environment” with respect to an OS should be interpreted to mean (i) the operational state of components associated with the computing device (e.g., the operational state of the CPU, chipset, GPU, codec, I/O component, and/or peripheral components), (ii) the context of at least one application (e.g., the state of a document in a word processing application and/or email draft in an email application), and/or (iii) the context of the first/second

operating system prior to shutdown (e.g., process(es) state (e.g., new, ready, running, waiting, terminated), application state, user login status, register entries, and/or scheduling information).

#### DETAILED DESCRIPTION

**[00013]** As discussed above, dual-OS computing devices are popular for a segment of users that desire the ability to take advantage of the benefits of different OSs. For example, a user may utilize one OS for productivity tasks and the other OS for gaming tasks or to gain access to more applications.

**[00014]** While the ability to switch between OSs is appreciated by users, certain aspects of dual-OS computing devices are unpopular with users. In particular, in certain situations, shutting down the computing device may be cumbersome and even result in data loss. For example, when a user is running a first OS and the second OS is suspended, the user may be required to shut down the first OS, then enter the second OS, and then shut down the second OS before fully powering down the computing device. Among other things, this may be time consuming and unnecessarily repetitive. Furthermore, in situations where the computing device needs to promptly and automatically shut down due to a low battery event or thermal event, data associated with one OS may be saved but the data associated with the other OS may be lost. This may be inconvenient or even disastrous for the user, depending on the type of data lost.

**[00015]** Aspects of the present disclosure may address at least the above deficiencies associated with dual-OS computing devices by providing an approach to shut down and/or initialize a dual-OS device. More particularly, aspects of the present disclosure implement operations in the computing device's BIOS component, chipset, and/or storage device to enable the computing device and associated OSs to be shut down and/or restored in a prompt and user friendly manner and without data loss.

**[00016]** For example, in one implementation, a process to initialize and shut down a computing device includes, during initialization of a computing device, utilizing a BIOS to program a chipset to generate a system management interrupt (SMI) in response to receiving a shutdown and/or /hibernate command from a first OS or from a second OS. The BIOS then loads the first OS from a first partition in a storage device to a first memory portion and loads the second OS from a second partition in the storage device to a second memory portion. The computing device then runs the first OS while suspending the second OS. Thereafter, in response to the chipset receiving a shutdown command from the first OS (e.g., in response to a thermal or low battery event), the chipset sends the SMI to the BIOS component and the BIOS component causes the aspects of the second OS

(e.g., the current environment associated with the second OS) to be stored in a third partition within the storage device. Thereafter, the computing device shuts down and, when the user powers-up the computing device, the BIOS loads the first OS from the first partition to the first memory portion and restores the second OS from the third partition to the second memory portion. As a result, even if there is an unexpected and automatic shutdown due to a thermal or battery event, data associated with the suspended second OS is not lost because the data is saved to and restored from the third partition. These and other aspects of the present disclosure are discussed further below with reference to various examples and figures.

**[00017]** Looking at Fig. 1, this figure depicts an example computing device 100 in accordance with one implementation of the present disclosure. The computing device 100 comprises a BIOS memory 102, a chipset 104, a storage device 106, and a memory 108. It should be readily apparent that the computing device 100 is a generalized illustration and that other elements may be added or existing elements may be removed, modified, or rearranged without departing from the scope of the present disclosure. For example, other components common to computing devices (e.g., displays, network interfaces, graphics cards, thermal components, and/or a central processing unit (CPU)) may be added without departing from the scope of the present disclosure.

**[00018]** The computing device 100 may be, for example, a notebook, desktop, tablet, workstation, smartphone, server, and/or gaming device. The BIOS memory 102 resides within the computing device 100, and comprises a non-volatile memory (e.g., Flash memory) with BIOS machine-readable instructions 128 programmed thereon. In some implementations, the BIOS 128 may be referred to as firmware and/or a UEFI. In general, the BIOS 128, when executed, conducts tasks such as, e.g., loading the OSs, conducting the power-on self-test (POST), initializing registers, and/or determining which devices are bootable. Furthermore, and as discussed in detail below with reference to various flow diagrams, the BIOS 128 includes various instructions including chipset programming instructions 120 to program the chipset, OS handling instructions 122 to manage communication with the OS(s), and interrupt handling instructions to manage interrupt processing 124.

**[00019]** The chipset 104 also resides within the computing device 100. The chipset 104 may include a northbridge and southbridge in some implementations, and generally may conduct tasks such as dataflow management between a CPU, memory 114, storage 106, and/or peripherals. Additionally, the chipset 104 may comprise completely or partially separate from the CPU in some implementations, while, in other implementations, at least

a portion of the chipset 104 may be integrated into the CPU. Moreover, in some implementations, the chipset 104 may be referred to by another name, such as, e.g., the Platform Controller Hub (PCH). Furthermore, and as discussed in detail below with reference to various flow diagrams, the chipset includes command handling instructions 126 which are provided by the BIOS 128 during initialization, and which cause the chipset 104 to generate an interrupt and send the interrupt to the BIOS 128 in response to receiving a shutdown or hibernate notification from the first operating system or second operating system.

**[00020]** The storage device 106 comprises a non-volatile memory that stores the OS as well as other data/instructions. Depending on the implementation, the storage device 106 may be, for example, a hard disk drive (HDD), solid state drive (SSD), hybrid HDD/SSD drive, an optical disc (e.g., CD, DVD, and Blu-ray), tape storage, Flash memory, and/or non-volatile random access memory (NVRAM) such as memristor based memory, ferroelectric RAM (FRAM), magnetoresistive RAM (MRAM), phase change RAM (PRAM), and millipede RAM. As shown in Fig. 1, the storage device 106 includes multiple partitions, including at least a first partition 110, second partition 112, and third partition 114. The memory device 108 is a volatile memory that may serve as a temporary storage and working space for the OSs and/or applications. Examples include, but are not limited to, static random access memory (SRAM) and dynamic random access memory (DRAM).

**[00021]** Turning now to the operations of the various above-discussed components in accordance with the present disclosure, Fig. 2 depicts a process flow diagram 200 for operation of the computing device 100 in accordance with an example implementation. It should be readily apparent that the processes depicted in Fig. 2 (as well as the other flow diagrams) represent generalized illustrations, and that other processes may be added or existing processes may be removed, modified, or rearranged without departing from the scope and spirit of the present disclosure. In addition, it should be understood that the processes depicted in Fig. 2 may represent instructions stored on a machine-readable storage medium (e.g., the BIOS memory 102, the storage device 106, and/or the memory 108) that, when executed, cause the computing device 100 or components therein to respond, to perform actions, to change states, and/or to make decisions. Furthermore, the flow charts are not intended to limit the implementation of the present disclosure, but rather the flow charts illustrate functional information that one skilled in the art could use to generate instructions to cause a computing device 100 or components therein to perform the illustrated operations.

[00022] The process may begin at block 202, when the computing device 100 powers ON and begins initializing. This may be in response, for example, to the user depressing a power button on the computing device enclosure, or inputting a command via the computing device graphical user interface (GUI). At block 204, the BIOS 128 programs the chipset 104 to generate an interrupt in response to receiving a shutdown and/or hibernate command or notification from a first OS or from a second OS. The interrupt may be a system management interrupt (SMI), and more particularly, may be a sleep trap SMI (e.g., SPL\_SMI or SMIControl\_65). In some examples, the shut down or hibernate command/notification may be triggered by the OS setting values in a sleep control register. For example, the OS may set the SLP\_TYPx to 4 or 5 and set the SLP\_EN to 1.

[00023] At block 206, the BIOS 128 loads the first OS from a first partition 110 within the storage device 106 to a first memory portion 116. At block 208, the BIOS 128 loads the second OS from a second partition 112 within the storage device 106 to a second memory portion 118. Once both the first OS and second OS are loaded, a user has the ability to switch between the two OSs and use either for various tasks. When the user is running one OS, the other OS is suspended. Thus, for example, at block 210, the computing device may run the first OS and suspend the second OS.

[00024] Subsequently, at block 212, the computing device 100 determines if it is to shut down or hibernate. This may be in response to a thermal event such as when the computing device 100 detects that a component has exceeded a temperature threshold and therefore needs to promptly shutdown to avoid damage. Alternatively or in addition, this may be in response to a low battery event where the computing device 100 determines that the battery power level is at a low level and therefore needs to promptly shutdown. Moreover, this may be in response to a user-initiated shutdown or hibernate command.

[00025] Regardless of the triggering event, if the computing device 100 determines that it is to shut down or hibernate, at block 214, the currently executing first OS sends a shutdown or hibernate command to the chipset 104. As mentioned, the command may be triggered by the first OS setting a value in a sleep control register. For example, the OS may set the SLP\_TYPx to 4 or 5 and set the SLP\_EN to 1.

[00026] At block 216, in response to receiving the command, the chipset 104 sends an interrupt to the BIOS 128. As discussed, the command may be a SMI, and more particularly, the command may be a sleep trap SMI (e.g., SPL\_SMI or SMIControl\_65).

[00027] At block 218, in response to receiving the interrupt, the BIOS 128 causes the current environment associated with the suspended second OS to be stored in a third



partition 114 within the storage device 106. The second OS's current environment may include, for example, (i) the operational state of components associated with the computing device (e.g., the operational state of the CPU, chipset, GPU, codec, I/O component, and/or peripheral components), (ii) the context of at least one application (e.g., the state of a document in a word processing application and/or email draft in an email application), and/or (iii) the context of the first/second operating system prior to shutdown (e.g., process(es) state (e.g., new, ready, running, waiting, terminated), application state, user login status, register entries, and/or scheduling information). Furthermore, by storing the second OSs environment prior to shut down within the third partition 114, data associated therewith is accessible and may be restored when the computing device 100 is restarted. Hence, data associated with the second OS is not lost in response to, e.g., an automatic shutdown in response to a thermal or low battery event.

**[00028]** At block 220, the entire computing device 100 shuts down. It should be understood that between the processes at block 218 and block 220, the computing device 100 may conduct various additional processes such as shutting down applications and saving other information to the storage device 106. Moreover, the BIOS 128 may determine which OS was running and suspended when the interrupt was received. The BIOS 128 may store this status information and utilize it when the computing device is powered ON again to restore aspects of at least the suspended OS.

**[00029]** Looking now at Fig. 3, this figure depicts a process flow diagram 300 for operation of the computing device 100 in accordance with an example implementation. In particular, Fig. 3 depicts processes that may be conducted when the computing device 100 is powered ON after conducting the processes in Fig. 2.

**[00030]** The process may begin at block 302, where the computing device is powered ON. This may be in response to, for example, the user depressing a power button on the computing device enclosure. At block 304, the BIOS 128 retrieves status information stored prior to the last shutdown. In particular, the BIOS 128 retrieves information indicating which OS was running and suspended prior to the last shutdown. For example, and continuing with the scenario described above with respect to Fig. 2, the BIOS 128 retrieves information indicating that the first OS was running and the second OS was suspended prior to the shutdown. Based thereon, at block 306, the BIOS 128 restores the second OS from the third partition 114 in the storage device 106 to the second memory portion 118. At block 308, the BIOS 128 loads the first OS from the first partition 110 in the storage device 106 to the first memory portion 118. Once both OSs are loaded, at block 310, the computing device runs one OS while suspending the other OS.

[00031] Turning now to Fig. 4, this figure depicts a process flow diagram 400 for operation of the computing device 100 in accordance with another example implementation. The process may begin at block 402, wherein the BIOS 128 programs the chipset 104 to generate an interrupt in response to receiving a shutdown/hibernate command from a first OS or from a second OS. The interrupt may be a system management interrupt (SMI), and more particularly, may be a sleep trap SMI (e.g., SLP\_SMI or SMIControl\_65). The shut down or hibernate command may be triggered by the OS setting values in a sleep control register. For example, the OS may set the SLP\_TYPx to 4 or 5 and set the SLP\_EN to 1.

[00032] At block 404, the BIOS 128 loads the first OS from a first partition 110 within the storage device 106 to a first memory portion 116. At block 406, the BIOS 128 loads the second OS from a second partition 112 within the storage device 106 to a second memory portion 118. Once both the first OS and second OS are loaded, a user has the ability to switch between the two OSs and use either for various tasks. When the user is running one OS, the other OS is suspended.

[00033] Subsequently, the computing device 100 determines it is to shut down or hibernate in response to, e.g., a thermal event, a low battery event, or a user-initiated command. This causes the running first OS to send a command to the chipset 104. As mentioned, the command may be triggered by the first OS setting a value in a sleep control register. For example, the OS may set the SLP\_TYPx to 4 or 5 and set the SLP\_EN to 1.

[00034] Thereafter, at block 408 and in response to receiving the command, the chipset 104 sends an interrupt to the BIOS 128. As discussed, the command may be a SMI, and more particularly, the may be a sleep trap SMI (e.g., SLP\_SMI or SMIControl\_65). At block 410, the BIOS 128 determines that the first OS is running and the second OS is suspended, and the BIOS 128 stores information indicating this status. Then, at block 412, the BIOS 128 causes the current environment associated with the suspended second OS to be stored in a third partition 114 within the storage device 106. The second OS's current environment may include, for example, (i) the operational state of components associated with the computing device (e.g., the operational state of the CPU, chipset, GPU, codec, I/O component, and/or peripheral components), (ii) the context of at least one application (e.g., the state of a document in a word processing application and/or email draft in an email application), and/or (iii) the context of the first/second operating system prior to shutdown (e.g., process(es) state (e.g., new, ready, running, waiting, terminated), application state, user login status, register entries, and/or scheduling information). Furthermore, by storing the second OSs environment prior to shut down

within the third partition 114, data associated therewith is accessible and may be restored when the computing device 100 is restarted. Hence, data associated with the second OS is not lost in response to, e.g., an automatic shutdown in response to a thermal or low battery event.

**[00035]** Looking now at Fig. 5, this figure depicts an example non-transitory machine-readable medium 504 implemented on a computing device 100 in accordance with an implementation of the present disclosure. The computing device 100 may be, for example, a desktop, workstation, laptop, scientific instrument, gaming device, tablet, AiO desktop, smart television, hybrid laptop, detachable tablet/laptop, server, retail point of sale, or similar computing device. The computing device 100 comprises a processing device 502 and a non-transitory machine readable medium 504 coupled via a communication bus 506. It should be readily apparent that the computing device 100 is a generalized illustration and that other elements may be added or existing elements may be removed, modified, or rearranged without departing from the scope of the present disclosure. For example, the computing device 100 may include other components common to computing devices such as, for example, a network interface, a user interface, fan, optical drive, power supply, and/or motherboard.

**[00036]** The processing device 502 may be, for example, at least one of a central processing unit (CPU), a semiconductor-based microprocessor, a graphics processing unit (GPU), and/or another processing device arranged to retrieve and execute instructions stored on the machine-readable storage medium 504. Put another way, the processing device 502 may fetch, decode, and execute instructions stored on the machine-readable storage medium 504 to implement the functionalities described above and below.

**[00037]** The machine-readable storage medium 504 may correspond to any typical storage device that stores machine-readable instructions, such as programming code, software, firmware, or the like. For example, the non-transitory machine-readable medium 502 may include one or more of a non-volatile memory, a volatile memory, and/or a storage device. Examples of non-volatile memory include, but are not limited to, electronically erasable programmable read only memory (EEPROM) and flash memory. Examples of volatile memory include, but are not limited to, static random access memory (SRAM) and dynamic random access memory (DRAM). Examples of storage devices include, but are not limited to, hard disk drives, compact disc read/write drives, digital versatile disc drives, optical read/write devices, and flash memory devices. In some examples, the BIOS instructions 128 may be part of an installation package that can be executed by the processing device 502. In this case, the non-transitory machine-readable medium 504

may be a portable medium such as a CD-RW disc, DVD-RW disc, flash drive, or a memory maintained by a server from which the installation package can be downloaded and installed. In another embodiment, the instructions may be part of an application already installed.

**[00038]** The BIOS instructions 128 comprise various instructions including chipset programming instructions 120 to program the chipset, OS handling instructions 122 to manage communication with the OS(s), and interrupt handling instructions to manage interrupt processing 124. Moreover, the BIOS instructions 128 may include instructions to cause the computing device 100 to conduct tasks such as, e.g., loading the OSs, conducting the power-on self-test (POST), initializing registers, and/or determining which devices are bootable.

**[00039]** The foregoing describes a novel and previously unforeseen approach to initialize, hibernate, and/or shutdown a dual-OS computing device. Among other things, the approach implement operations in the computing device's BIOS, chipset, and/or storage device to enable the computing device and associated OSs to be shut down and/or restored in a prompt and user friendly manner and without data loss. While the above disclosure has been shown and described with reference to the foregoing examples, it should be understood that other forms, details, and implementations may be made without departing from the spirit and scope of the disclosure that is defined in the following claims.

## WHAT IS CLAIMED IS:

1. A method comprising:
  - during initialization of a computing device, utilizing a basic input/output system (BIOS) to program a chipset to generate an interrupt in response to receiving a command from a first operating system or from a second operating system;
  - loading, by the BIOS, the first operating system from a first partition in a storage device to a first memory portion;
  - loading, by the BIOS, the second operating system from a second partition in the storage device to a second memory portion;
  - executing, by the computing device, the first operating system and suspending the second operating system;
  - receiving, at the chipset, the command from the first operating system;
  - receiving, by the BIOS, the interrupt from the chipset;
  - causing, by the BIOS, the current environment associated with the second operating system to be stored in a third partition in the storage device; and
  - causing, by the BIOS, the computing device to shutdown.
2. The method of claim 1, wherein the command received at the chipset and sent from the first operating system is a shutdown command.
3. The method of claim 2, wherein the shutdown command is sent from the first operating system in response to a thermal event, a low battery event, or a user shutdown request event.
4. The method of claim 1, further comprising:
  - determining, by the BIOS, the status of the first operating system and the second operating system prior to the shutdown; and
  - storing, by the BIOS, status information associated with the first operating system and second operating prior to the shutdown.
5. The method of claim 4, further comprising:
  - initializing, by the BIOS, the computing device in response to a power-on event, wherein the initializing the computing device comprises:
    - retrieving the status information associated with the first operating system and second operating prior to the shutdown;

restoring, by the BIOS, the second operating system from the third partition in the storage device to the second memory portion; and

loading, by the BIOS, the first operating system from the first partition in the storage device to the first memory portion.

6. The method of claim 1, wherein the current environment associated with the second operating system comprises at least one of (i) the operational state of components associated with the computing device, (ii) the context of at least one application, and (iii) the context of the second operating system.

7. The method of claim 1, wherein the interrupt is a system management interrupt (SMI).

8. A computing device, comprising:  
a memory including a first memory portion and a second memory portion;  
a storage device including a first partition, a second partition, and a third partition;  
a chipset to generate an interrupt in response to receipt of a command from a first operating system or from a second operating system; and  
a basic input/output system (BIOS) to  
program the chipset to generate the interrupt in response to receipt of the command from the first operating system or from the second operating system;  
load the first operating system from the first partition to the first memory portion;  
load the second operating system from the second partition to the second memory portion;  
receive the interrupt from the chipset; and  
cause the current environment associated with the second operating system to be stored in the third partition.

9. The computing device of claim 8, wherein the current environment associated with the second operating system comprises at least one of (i) the operational state of components associated with the computing device, (ii) the context of at least one application, and (iii) the context of the second operating system.

10. The computing device of claim 8, wherein the command is a shutdown command, and wherein the shutdown command is sent in response to a thermal event, a low battery event, or a user shutdown request event.

11. The computing device of claim 8, wherein the command is a hibernate command, and wherein the hibernate command is sent in response to a user request.

12. The computing device of claim 8, wherein the BIOS is further to:  
determine the status of the first operating system and second operating system prior to shutdown; and  
store status information to be used during subsequent computing device initialization.

13. The computing device of claim 8, wherein the interrupt is system management interrupt (SMI).

14. A computing device, comprising:  
a memory including a first memory portion and a second memory portion;  
a storage device including a first partition, a second partition, and a third partition;  
a chipset to generate an interrupt in response to receipt of a shutdown command from a first operating system or from a second operating system, wherein the shutdown command is sent in response to a thermal event, a low battery event, or a user shutdown request event; and  
a basic input/output system (BIOS) to  
program the chipset to generate the interrupt in response to receipt of the shutdown command from the first operating system or from the second operating system;  
load the first operating system from the first partition to the first memory portion;  
load the second operating system from the second partition to the second memory portion;  
receive the interrupt from the chipset;  
determine the status of the first operating system and the second operating system;  
store status information associated with the first operating system and the second operating system; and

cause aspects of the second operating system to be stored in the third partition.

15. The computing device of claim 14, wherein the BIOS is further to initialize the computing device in response to a power-on event by at least (i) restoring the second operating system from the third partition in the storage device to the second memory portion, and (ii) loading the first operating system from the first partition in the storage device to the first memory portion.






FIG. 1

2/5




FIG. 2




FIG. 3

4/5

400  
↙




FIG. 4




FIG. 5

## INTERNATIONAL SEARCH REPORT

International application No.  
**PCT/US2014/049084****A. CLASSIFICATION OF SUBJECT MATTER****G06F 9/44(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**Minimum documentation searched (classification system followed by classification symbols)  
G06F 9/44; G06F 11/30; G06F 12/00; G06F 15/177; G06F 1/32; G06F 13/28Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
Korean utility models and applications for utility models  
Japanese utility models and applications for utility modelsElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
eKOMPASS(KIPO internal) & Keywords: dual, operating, system, BIOS, shutdown**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2006-0070032 A1 (RICHARD BRAMLEY et al.) 30 March 2006 See abstract; paragraphs [0016]-[0032]; and figures 1-3.	1-15
A	US 2010-0064126 A1 (YI HYEJUNG et al.) 11 March 2010 See abstract; paragraphs [0013]-[0032]; and figures 1-3.	1-15
A	US 2007-0022258 A1 (RUSTON PANABAKER et al.) 25 January 2007 See abstract; paragraphs [0021]-[0031]; and figures 2-3.	1-15
A	JP 09-319637A (NEC ENG LTD) 12 December 1997 See abstract; paragraphs [0007]-[0015]; and figures 1-5.	1-15

 Further documents are listed in the continuation of Box C. See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

28 April 2015 (28.04.2015)

Date of mailing of the international search report

**29 April 2015 (29.04.2015)**

Name and mailing address of the ISA/KR

International Application Division  
Korean Intellectual Property Office  
189 Cheongsu-ro, Seo-gu, Daejeon Metropolitan City, 302-701,  
Republic of Korea

Facsimile No. ++82 42 472 7140

Authorized officer

CHOI, Jeong Kwon

Telephone No. +82-42-481-8507



**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/US2014/049084**

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2006-0070032 A1	30/03/2006	TW I390410 B TW I390410 I US 7853826 B2 WO 2006-036375 A1	21/03/2013 21/03/2013 14/12/2010 06/04/2006
US 2010-0064126 A1	11/03/2010	CN 102144214 A DE 112008004006 T5 GB 201104404 D0 GB 2475015 A GB 2475015 B JP 05-331886 B2 JP 2012-502350 A KR 10-2011-0081967 A US 2015-052343 A1 US 8914653 B2 WO 2010-027375 A1	03/08/2011 30/06/2011 27/04/2011 04/05/2011 27/02/2013 30/10/2013 26/01/2012 15/07/2011 19/02/2015 16/12/2014 11/03/2010
US 2007-0022258 A1	25/01/2007	US 7523269 B2	21/04/2009
JP 09-319637A	12/12/1997	None	