




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification ⁵ : H04L 27/06, H03H 17/02</p>	<p>A1</p>	<p>(11) International Publication Number: WO 95/19676 (43) International Publication Date: 20 July 1995 (20.07.95)</p>
---	-----------	---

(21) International Application Number: PCT/US94/00390
 (22) International Filing Date: 12 January 1994 (12.01.94)
 (71) Applicant (for all designated States except US): RCA THOMSON LICENSING CORPORATION [US/US]; CN 5312, Two Independence Way, Princeton, NJ 08540 (US).
 (72) Inventor; and
 (75) Inventor/Applicant (for US only): BHATT, Bhavesh, Bhalchandra [US/US]; 6 Cartier Drive, Franklin Park, NJ 08823 (US).
 (74) Agents: TRIPOLI, Joseph, S. et al.; GE & RCA Licensing Management Operation, Inc., CN 5312, Princeton, NJ 08540 (US).

(81) Designated States: AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, ES, FI, GB, HU, JP, KP, KR, KZ, LK, LU, MG, MN, MW, NL, NO, NZ, PL, PT, RO, RU, SD, SE, SK, UA, US, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).
 Published
 With international search report.

(54) Title: HIGHER ORDER DIGITAL PHASE LOOP FILTER



(57) Abstract

A higher order phase loop filter includes an integrator consisting of an adder (25) and a delay element (31) arranged in a feedback loop between the output port of such adder and one of its input ports. Signal to be filtered is applied to a second input port of the adder. A detector (30) is coupled to the output of the adder to detect limiting values, which, when detected, conditions the detector to reset the current value in the delay element of the integrator to a fixed value such as zero. Resetting the delay element momentarily lowers the order of the filter and speeds system response time in the presence of noise.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LV	Latvia	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LY	Libya	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

HIGHER ORDER DIGITAL PHASE LOOP FILTER

This invention relates to circuitry for recovering pulse amplitude modulated, PAM, signals, and more particularly to loop filters utilized in such systems.

BACKGROUND OF THE INVENTION

PAM signals occur in several forms such as Quadrature Amplitude Modulated (QAM), Phase Shift Keying (PSK), and Quadrature Phase Shift Keying (QPSK), for example, the information of which are characterized by constellations representing a fixed number of discrete amplitude values. Recovery of the transmitted information requires recovery of the signal modulation carrier with appropriate phase control to insure proper orientation of the constellation. Typical PAM signal recovery systems are described by Lee and Messerschmitt in chapter 14 of DIGITAL COMMUNICATION, Kluwer Academic Pub., Boston Ma., 1992, an example of which is illustrated in Figure 1 herein.

The FIGURE 1 apparatus includes a source of PAM signal (not shown) which is applied to a mixer 11. Mixer 11 may be a complex multiplier, having a first input port for receiving the PAM signal and a second input port for applying a recovered carrier signal. The mixer 11 provides a baseband signal to a phase circuit including a slicer 12 and a decision circuit 13. The decision circuit 13 determines the difference between the amplitude of the received signal and the amplitude of the most probable constellation value, and outputs this difference as an error e . The combination of the elements 11, 12 and 13 form one of many alternative phase detectors (10). The output of the phase detector is applied to a loop filter 14, which is incorporated to provide a measure of noise immunity and to establish the system timing capture parameters. The output of the loop filter is a control signal, C , which is coupled to control a controlled oscillator 15. If the mixer 11 is realized in analog form the oscillator 15 may be an analog voltage controlled oscillator arranged to provide two signals having a 90 degree phase relation. Alternatively, if

2

the mixer is realized in digital form (i.e., to process digital PAM signal) the oscillator may be a controlled discrete time oscillator DTO.

FIGURE 2 illustrates a known second order loop filter circuit 5 which, may be implemented for the filter 14 in FIGURE 1. This filter is shown realized with digital circuit elements and presumed to operate in sampled data manner. In FIGURE 2, the error signal e from the phase detector is applied to first and second scaling circuits 23 and 24 which respectively weight the error signal by 10 weighting factors $K1$ and $K2$. Error signal samples which are weighted in element 23 are delayed one sample period in delay element 22 and applied to an adder 20. Error signal samples which are scaled in element 24 are applied to an integrator including a signal summing circuit or adder 25 and a one sample 15 period delay element 26 coupled between the output port of the adder 25 and one of its input ports. The output signal from the integrator is applied to a second input port of the adder 20 via a limiter circuit 27.

It will be recognized by those skilled in filter design that the 20 upper circuit path provides a response to instantaneous signal changes while the lower circuit path provides a response to longer term signal trends. In the steady state the phase error is zero or very small, and the transfer function $H(z)$ of the FIGURE 2 circuit may be represented by the equation;

$$25 \quad H(z) = K1(z^{-1}) + K2/(1-z^{-1}). \quad (1)$$

where $K1$ and $K2$ are constant weighting factors. Equation (1) assumes that the output of the integrator is sufficiently small that no signal limiting is incurred. However, if there is significant noise in the received signal, the noise will be reflected in the error 30 signal, and the output of the integrator may be limited. Assume that the limiting value is $K3$. When limiting occurs the transfer function of the loop filter becomes;

$$H(z) = K1(z^{-1}) + K3 \quad (2)$$

The limiting action reduces undesirable effects due to signal noise, 35 such as false lock. However, when the system is operating in the

3

limiting mode, the term $K3$ will normally dominate which results in undesirably slow response times.

The present invention is intended to incorporate the advantageous aspects of incorporating the effects of a limiter in a loop filter without incurring the undesirable aspects.

SUMMARY OF THE INVENTION

The present invention is a higher order phase loop filter which includes an integrator of the form comprised of a signal summing circuit or adder and a delay element arranged in a feedback loop between the output of such adder and an input port. Signal to be filtered is applied to a second input port of the adder. A detector is coupled to the output of the adder to detect limiting values, which when detected, conditions the detector to reset the current value in the delay element of the integrator to a fixed value such as zero. Resetting the delay element momentarily lowers the order of the filter and speeds system response time in the presence of noise.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be more readily understood with reference to the drawings wherein;

FIGURE 1 is a block diagram of a prior art phase locking system;

FIGURE 2 is a block diagram of a known loop filter of the type which may be implemented for the loop filter 14 of FIGURE 1;

FIGURES 3 and 5 are block diagrams of loop filters embodying the present invention; and

FIGURE 4 is a block diagram of a carrier recovery phase correction system embodying the present invention.

DETAILED DESCRIPTION

Refer to FIGURE 3 which illustrates an exemplary embodiment of the invention. In the FIGURE an error signal e , from for example, the phase detector 10 of FIGURE 1, is applied to first and second scaling circuits 23 and 24 which respectively scale the error signal by values $K1$ and $K2$. Exemplary values of $K1$ and $K2$ are $1/4$ and $1/32$. Signal weighted by the factor $1/4$

from the scaling circuit 23 is coupled to a delay element 22. The error signal is assumed to be a sampled data signal and the delay element 22 delays signal by one sample period. Delayed signal from delay element 22 is coupled to a first input port of an adder 20.

Signal weighted by the scale factor K2, from scaling circuit 24 is applied to an integrating circuit including a signal summing circuit or adder 25 and a delay element 31. The delay element 31, delays signal sums output from the adder 25 by one sample period, and applies the delayed sums to an input port of the adder 25. The output sums from the adder 25 are coupled to a second input port of the adder 20. The output sums from the adder 25 are also applied to a detector 30, which provides a reset signal whenever the sums provided by the adder 25 exceed predetermined limiting values. (For a 16 bit adder the limiting values may be ± 4000 hexadecimal.) The reset signal provided by the detector 30 is coupled to reset the value in the delay element 31 to a predetermined reset value such as zero.

For small valued error signals the transfer function of the FIGURE 3 loop filter is described by equation 1. When signal noise causes the integrator to generate output values in excess of the limiting values, the transfer function is given by;

$$H(z) = K1(z^{-1}) + K2 \quad (3)$$

Note however, that the factor K1 is significantly larger than the factor K2, thus the loop filter effectively, momentarily reverts to a first order loop. That is the second term on the right side of equation (3) may be ignored. When the loop filter reverts to a first order loop it will inherently have a faster lock-in time, in the presence of noise. In addition resetting the integrator to a small value diminishes cumulative effects due to the signal noise.

In FIGURE 3, the detector 30 is illustrated as a limiter and may in fact be realized with appropriate parts of limiter circuitry. However detector 30 may better be characterized as a window comparator which provides an output signal having a first state, e.g., zero, for all applied input values occurring between

designated limits, and a second output state, e.g., a logic one state, otherwise.

The FIGURE 1 system is of the type which will correct both frequency and phase errors. FIGURE 4 illustrates a system for correcting only phase errors. In FIGURE 4 elements designated with like numbers to elements in FIGURES 1-3 are similar and perform similar functions. The phase detector 10A may be similar to phase detector 10 of FIGURE 1 or it may take the form of any other known phase detector. Phase corrected signal is available at the output of the mixer 11. The loop filter is similar to the loop filter shown in FIGURE 3, with the exception that the second scaling circuit 244 is in cascade connection with the first scaling circuit 23 rather than being in parallel as shown in FIGURES 2 and 3. The weighting factor K7 of the second scaling circuit 244 is arranged such that K1 times K7 equals K2.

Consider a QAM signal applied to the input of the mixer 11 and assume that the mixer 11 is a complex multiplier. The QAM signal has in-phase I and quadrature-phase Q components. Corrected component signals Ic and Qc may be obtained according to the relationships given by;

$$I_c = I \cos(\theta) + Q \sin(\theta) \quad (4)$$

$$Q_c = Q \cos(\theta) - I \sin(\theta). \quad (5)$$

If complex multiplier values representing $\cos(\theta)$ and $\sin(\theta)$ are applied to the mixer from the loop filter, the complex multiplier 11 will inherently generate the phase corrected component signals. The values $\cos(\theta)$ and $\sin(\theta)$ are quadrature representations of the filtered error signal ϵ .

Signal from the loop filter, that is from adder 20, are coupled to one input port of a subtractor 50. The output of the subtractor is coupled to its other input port via a one sample period delay element 51. The combination of subtractor 50 and delay element 51 form a differentiator, which is in effect a bandpass filter, that can only pass phase error changes. The bandpass filtered (differentiated) phase errors are coupled to a look-up table 52 which may be realized with a read-only-memory

6

or ROM. The ROM provides pairs of values corresponding to $\cos(\theta)$ and $\sin(\theta)$ values, where θ is given by;

$$\theta = \{1/(1+z^{-1})\}\{K1(z^{-1}) + K2/(1-z^{-1})\}\{\epsilon\} \quad (6)$$

FIGURE 5 is an example of a higher order loop filter using the same limiting concepts as those illustrated and described with respect to FIGURES 3 and 4. The dashed arrow between the limiter/detector 301 and the delay element 312 is intended to indicate that this connection is optional.

CLAIMS




1. In a carrier recovery circuit including a loop filter (14) of the form which includes a signal summing circuit (25) and a signal storage element (31) coupled between an output port and an
5 input port of said signal summing circuit to form an integrator, an improvement comprising; detection means (30) coupled to said signal summing circuit, for detecting when sums output from said signal summing circuit exceed predetermined limits, and means (30, 31) responsive to the detection of sums exceeding such limits
10 for resetting signal in said storage element to a predetermined value.

2. The circuit set forth in claim 1 wherein said means responsive to the detection of sums exceeding such limits, resets
15 signal in said storage element to a zero value.

3. A loop filter for a phase locked loop comprising:
a source of error signal (10);
a adder (20) having first and second input terminals, and an
20 output terminal for providing filtered error signal;
a first circuit path (22, 23) coupled between said first input terminal and said source, and including a series connection of a first signal scaling circuit and a delay element;
a second circuit path (24, 25, 31) coupled between said
25 second input terminal and said source, and including a signal integrator, said integrator including:
a signal summing circuit (25) having a further signal delay element coupled between an output port and an input port thereof;
30 a detector (30) for detecting when sums provided by said signal summing circuit exceed predetermined values, and for resetting said further delay element (31) to a predetermined value when said sums exceed such predetermined values.

35 4. The loop filter set forth in claim 3 wherein said detector resets said further delay element to a zero value.

5. Apparatus including a loop filter comprising:
a source of signal including a carrier component;
a multiplier having a first input coupled to said source,
5 having a second input and an output terminal;
phase calculating means, coupled to the output terminal of
said multiplier, for providing at an output terminal thereof, a
phase error signal indicating the difference in phase of said
carrier component from a desired carrier phase;
- 10 an adder having first and second input terminals, and an
output terminal for providing filtered error signal;
a first circuit path coupled between said first input terminal
and said output terminal of said phase calculating means, and
including a series connection of a first signal scaling circuit and a
15 delay element ;
a second circuit path coupled between said second input
terminal and said output terminal of said phase calculating
means, and including a series connection of a second signal scaling
circuit and a signal integrator, said integrator including:
- 20 a signal summing circuit having a further signal delay
element coupled between an output port and an input port
thereof;
a detector for detecting when sums provided by said
signal summing circuit exceed predetermined values, and for
25 resetting said further delay element to a predetermined value
when said sums exceed such predetermined values.
means including a differentiator coupled between the output
terminal of said adder and the second input terminal of said
multiplier.



INTERNATIONAL SEARCH REPORT

International application No.

PCT/US94/00390

A. CLASSIFICATION OF SUBJECT MATTER

IPC(5) : H04L 27/06; H03H 17/02

US CL : Please See Extra Sheet.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : Please See Extra Sheet.

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

APS, search terms: digital filter circuit, loop filter circuit, detector, second and fourth orders

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US, A, 5,093,847 (CHENG), 03 March 1992, Figure 4, column 3, lines 58-68 and column 4, lines 1-41.	1-5
Y	US, A, 4,920,278 (NAWATA), 24 April 1990, Figure 5m column 5, lines 27-56	1
Y	US, A, 4,604,583 (AYOYAGI et al.), 05 August 1986, Figure 3, column 4, lines 33-49.	1-2
Y	US, A, 4,594,556 (OHTA), 10 June 1986, Figure 2, column 5, lines 10-45	1
A	US, A, 3,967,102 (McCown), 29 June 1976, Figure 1, column 2, lines 27-64.	2-5
A	US, A, 4,356,558 (OWEN et al.), 26 October 1982, Figure 2, column 4, lines 45-60.	2-5

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be part of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

30 March 1994

Date of mailing of the international search report

APR 06 1994

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. NOT APPLICABLE

Authorized officer

D. Miller
DINH LE

Telephone No. (703) 305-9646

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US94/00390

A. CLASSIFICATION OF SUBJECT MATTER:

US CL :

328/167, 155
307/520, 521, 269, 262
375/120, 119
235/152

B. FIELDS SEARCHED

Minimum documentation searched
Classification System: U.S.

328/167, 155
307/520, 521, 269, 262
375/120, 119
235/152