

(43) International Publication Date  
8 May 2014 (08.05.2014)(51) International Patent Classification:  
**H01L 23/485** (2006.01)    **H01L 21/60** (2006.01)(21) International Application Number:  
PCT/US2013/067568(22) International Filing Date:  
30 October 2013 (30.10.2013)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
61/721,889 2 November 2012 (02.11.2012) US  
13/764,261 11 February 2013 (11.02.2013) US(71) Applicant: **QUALCOMM INCORPORATED** [US/US];  
Attn: International IP Administration, 5775 Morehouse Drive, San Diego, California 92121 (US).(72) Inventors: **SUN, Yangyang**; 5775 Morehouse Drive, San Diego, California 92121 (US). **ZHAO, Lily**; 5775 Morehouse Drive, San Diego, California 92121 (US). **HAN, Michael**; 5775 Morehouse Drive, San Diego, California 92121 (US).(74) Agent: **GALLARDO, Michelle S.**; 5775 Morehouse Drive, San Diego, California 92121 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))

*[Continued on next page]*

(54) Title: A CONDUCTIVE INTERCONNECT INCLUDING AN INORGANIC COLLAR




FIG. 3

WO 2014/070926 A1

(57) **Abstract:** A conductive interconnect (340, 440, 540, 640) includes a conductive support layer (330, 430, 530, 630), a conductive material (320, 520, 620) on the conductive support layer (330, 430, 530, 630) and an inorganic collar (350, 450, 550, 650) partially surrounding the conductive material (320, 520, 620). The inorganic collar (350, 450, 550, 650) is also disposed on sidewalls of the conductive support layer (330, 430, 530, 630). A method of fabricating the conductive interconnect (340, 440, 540, 640) comprises fabricating a conductive material (320, 520, 620) on a seed layer (304, 504), forming an organic collar (310, 510) to partially surround the conductive material (320, 520, 620), etching the conductive seed layer (304, 504) to form the conductive support layer (330, 430, 530, 630) and heating to transition the organic collar (310, 510) into the inorganic collar (350, 450, 550, 650) that partially surrounds the conductive material (320, 520, 620) and is disposed on sidewalls of the conductive support layer (330, 430, 530, 630). The organic collar (310, 510) may be formed by depositing a photosensitive spin on dielectric material on the conductive material (320, 520, 620) and patterning the photosensitive spin on dielectric material. The conductive material (620) may be a single conductive material (320) or may comprise a stack of a first conductive layer (322) and a second conductive layer (324), separated by a barrier layer, in which case the heating step also causes a reflow of the second conductive layer (324) of the conductive material stack.



- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

**Published:**

- with international search report (Art. 21(3))

**A CONDUCTIVE INTERCONNECT INCLUDING AN INORGANIC COLLAR****CROSS REFERENCE TO RELATED APPLICATION**

**[0001]** The present application claims the benefit, under 35 U.S.C. § 119(e), of U.S. provisional patent application no. 61/721,889, filed on November 2, 2012, in the names of Sun et al., the disclosure of which is expressly incorporated by reference herein in its entirety.

**BACKGROUND****Field**

**[0002]** The present disclosure generally relates to semiconductor device assembly. More specifically, the present disclosure relates to a conductive interconnect including an inorganic collar for protecting the conductive interconnect during a seed layer etch and preventing a solder bridge during chip attach.

**Background**

**[0003]** In flip-chip packaging, an active device region of an integrated circuit (IC) (e.g., a die) is on a surface facing a package substrate (e.g., downward). In this arrangement, interconnects (such as pillars) from the IC may electrically couple with contact pads on the package substrate. The pillar can be copper, tin solder or silver solder. A copper pillar may be fabricated according to a plating method, for example, as shown in FIGURE 1.

**[0004]** As shown in FIGURE 1, an electroplating method 100 for fabricating copper pillars 120 includes a first process of depositing a conductive seed layer 104 (e.g., metal) on a semiconductor wafer or die (e.g., a semiconductor substrate) 102. As described herein, the term “semiconductor substrate” may refer to a substrate of a diced wafer or may refer to the substrate of a wafer that is not diced. In a second process, a photoresist material 110 is deposited and patterned on the conductive seed layer 104. Next, an electroplating process forms copper pillars 120. The copper pillars 120 may be formed using an electroplating process to grow a copper layer 122 and a solder layer 124 (e.g. silver (Ag), tin (Sn), Indium (In), or nickel (Ni)). The photo resist 110 is then stripped.

**[0005]** The electroplating method 100 includes a seed layer etch to remove portions of the conductive seed layer 104 between the pillars 120 to form an under bump conductive layer 130. This etch may be a non-isotropic etch that removes the conductive seed layer 104 in all directions. Removal of the conductive seed layer 104 between the pillars 120 prevents shorting of the copper pillars 120 causing faulty interconnect operation. Unfortunately, the etch process also over-etches the copper layer 122 to form an undercut 126. The undercut 126 reduces the contact area of the copper pillars 120 on the semiconductor substrate 102. The reduced contact area may degrade the connectivity as well as the integrity of the copper pillars 120.

**[0006]** In this example, the undercut 126 may be in the range of three (3) microns on each side of the copper pillars 120. The current control limit for the manufacturing site (e.g., the foundry) is less than six microns of undercut on each side of a bump interconnect of the copper pillars 120. The undercut amount is significant when the bump diameter is, for example, less than sixty microns. At this size, six microns of over etch may result in a 10% to 20% loss in the copper pillars 120. As a result, fabricating copper pillars 120 for fine pitch/size designs is challenging due to copper over etching. After the etching, a thermal process reflows the solder layer 124 of the copper pillars 120. Consequently, surface tension causes a round shape of the solder layer 124.

**[0007]** Conventional solutions for preventing the undercut 126 to the copper layer 122 of the copper pillars 120 include changing the etch process to reduce an amount of the undercut 126. Changing the etch process, however, involves a fundamental process change to develop a new etch mechanism. Another conventional solution is increasing a bump diameter of the copper pillars 120, for example, as shown in FIGURE 2.

**[0008]** FIGURE 2 illustrates a chip attach process 200 for attaching a semiconductor substrate (e.g., an IC die/chip, flip chip) 202 (e.g., an IC device) to a package substrate 260 or another semiconductor substrate. Note that FIGURE 2 shows the semiconductor substrate 202 facing downwardly, whereas the semiconductor substrate 102 of FIGURE 1 is oriented to face upwardly. In this example, a bump diameter of the solder bumps 224 as well as the copper layer 222 of the copper pillars 220 is increased. This increase in the bump diameter, however, is limited by a bump pitch 204. When a clearance (e.g., bump pitch 204) between the solder bumps 224 (or between the solder bumps 224 and traces (not shown)) is reduced by the increased bump diameter, a solder bridge 226

develops after the thermal process to couple the solder bumps 224 of the copper pillars 220 to contact pads 262 of the package substrate 260 during flip chip assembly. That is, flip chip reflow to couple the contact pads 262 and the solder bumps 224 of the copper pillars 220 results in the solder bridge 226 between the solder bumps 224.

## SUMMARY

**[0009]** According to one aspect of the present disclosure, a conductive interconnect including an inorganic collar is described. The conductive interconnect includes a conductive support layer. The conductive interconnect also includes a conductive material on the conductive support layer. The conductive interconnect further includes an inorganic collar partially surrounding the conductive material. The inorganic collar is also disposed on sidewalls of the conductive support layer.

**[0010]** According another aspect of the present disclosure, a method for fabricating a conductive interconnect including an inorganic collar is described. The method includes fabricating a conductive material on a conductive seed layer. The method also includes forming an organic collar to partially surround the conductive material. The method further includes heating the conductive interconnect to transition the organic collar into an inorganic collar that partially surrounds the conductive material. The inorganic collar is also disposed on sidewalls of a conductive support layer from the heating of the conductive interconnect.

**[0011]** According to a further aspect of the disclosure, a conductive interconnect including an inorganic collar is described. The conductive interconnect includes a conductive material on a conductive support layer. The conductive interconnect also includes means for protecting the conductive material and the conductive support layer of the conductive interconnect.

**[0012]** This has outlined, rather broadly, the features and technical advantages of the present disclosure in order that the detailed description that follows may be better understood. Additional features and advantages of the disclosure will be described below. It should be appreciated by those skilled in the art that this disclosure may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present disclosure. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the teachings of the

disclosure as set forth in the appended claims. The novel features, which are believed to be characteristic of the disclosure, both as to its organization and method of operation, together with further objects and advantages, will be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present disclosure.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

**[0013]** The features, nature, and advantages of the present disclosure will become more apparent from the detailed description set forth below when taken in conjunction with the drawings in which like reference characters identify correspondingly throughout.

**[0014]** FIGURE 1 is a block diagram illustrating a conventional plating method for fabricating a copper pillar.

**[0015]** FIGURE 2 is a block diagram illustrating a conventional assembly process for attaching a flip chip to a package substrate in which a solder bridge is formed.

**[0016]** FIGURE 3 is a block diagram illustrating a plating method for fabricating a conductive interconnect including an inorganic collar according to one aspect of the present disclosure, and further illustrates an exemplary embodiment of a conductive interconnect including an inorganic collar.

**[0017]** FIGURE 4 is a block diagram illustrating an assembly process for attaching a flip chip to a package substrate using conductive interconnects according to one aspect of the present disclosure, and further illustrates an exemplary embodiment of a flip chip package including conductive interconnects having inorganic collars.

**[0018]** FIGURE 5 is a block diagram illustrating a plating method for fabricating a conductive interconnect including an inorganic collar according to another aspect of the present disclosure, and further illustrates an exemplary embodiment of a conductive interconnect including a single conductive material surrounded by an inorganic collar.

**[0019]** FIGURE 6 is a block diagram illustrating an assembly process for attaching a flip chip to a package substrate using conductive interconnects according to another

aspect of the present disclosure, and further illustrates an exemplary embodiment of a flip chip package including conductive interconnects having inorganic collars.

**[0020]** FIGURE 7 is a block diagram illustrating a method for fabricating a conductive interconnect including an inorganic collar according to one aspect of the present disclosure.

**[0021]** FIGURE 8 is a block diagram showing an exemplary wireless communication system in which a conductive interconnect including an inorganic collar of the disclosure may be advantageously employed.

#### DETAILED DESCRIPTION

**[0022]** The detailed description set forth below, in connection with the appended drawings, is intended as a description of various configurations and is not intended to represent the only configurations in which the concepts described herein may be practiced. The detailed description includes specific details for the purpose of providing a thorough understanding of the various concepts. However, it will be apparent to those skilled in the art that these concepts may be practiced without these specific details. In some instances, well-known structures and components are shown in block diagram form in order to avoid obscuring such concepts. As described herein, the use of the term “and/or” is intended to represent an “inclusive OR”, and the use of the term “or” is intended to represent an “exclusive OR”.

**[0023]** Aspects of the present application provide solutions for improved assembly of integrated circuit (IC) devices (e.g., flip chip devices or micro-electromechanical systems (MEMS) devices). For example, as shown in FIGURES 1 and 2, a non-isotropic etch for removing a conductive seed layer 104 is performed to prevent shorting between the copper pillars 120. Unfortunately, the etch process also over etches a copper layer 122 of a pillar 120 and a conductive seed layer 104 to form an undercut 126. Furthermore, the undercut 126 reduces the contact area of the copper pillars 120 on the semiconductor substrate 102. The reduced contact area may degrade the connectivity as well as the integrity of the copper pillars 120.

**[0024]** Conventional solutions for preventing the undercut 126 to the copper layer 122 include changing the etch process to reduce an amount of the undercut 126. Changing

the etch process, however, involves a fundamental process change to develop a new etch mechanism. Another conventional solution is increasing a bump diameter of the copper pillars, for example, as shown in FIGURE 2. Increasing the bump diameter, however, is limited by a bump pitch 204. When the clearance (e.g., the bump pitch 204) between solder bumps 224 is reduced by the increased bump diameter, a solder bridge 226 develops after the thermal process to couple the solder bumps 224 of the copper pillars 220 to contact pads 262 of the package substrate 260 during flip chip assembly.

**[0025]** One aspect of the disclosure provides an inorganic collar for protecting a conductive interconnect during a seed layer etch. The inorganic collar also prevents a solder bridge from forming during chip attach. FIGURE 3 is a block diagram illustrating a plating method 300 for fabricating conductive interconnects 340 including an inorganic collar 350, according to one aspect of the present disclosure.

**[0026]** As shown in FIGURE 3, the conventional process of FIGURE 1 may be used to form conductive material stacks 320 on a conductive seed layer 304 deposited on a semiconductor substrate (wafer or die) 302. In one configuration, the conductive material stacks 320 are used to form conductive interconnects following stripping of the photo resist. The conductive material stacks 320 may be formed using an electroplating process to grow a first conductive layer 322 and a second conductive layer 324, for example, arranged as a conductive pillar. The first conductive layer 322 may include, but is not limited to, copper (Cu), selenium (Ag), nickel (Ni), gold (Au), or other like plated metal that will not melt during thermal treatment (e.g., reflow). The second conductive layer 324 may include, but is not limited to, thorium (Sn), indium (In), bismuth (Bi), lead (Pb), tin (W) and/or silver (Sr), or other like plated metal or alloy that will melt during thermal treatment (e.g., reflow).

**[0027]** In another aspect of the disclosure, a barrier layer (not shown) may be deposited between the first conductive layer 322 and the second conductive layer 324. A thickness of the first conductive layer 322 may be in the range of a few to hundreds of microns. A thickness of the second conductive layer 324 may be in the range of a few to hundreds of microns. Next, an organic spin on dielectric material 306 may be applied on the conductive seed layer 304 and the conductive material stacks 320. In one configuration, the organic spin on dielectric material 306 is a photosensitive spin on dielectric material that transitions from an organic material to an inorganic material

following a thermal process. An example material is a photosensitive spin on dielectric (PSOD) from AZ Electronic Materials.

[0028] As further shown in FIGURE 3, the organic spin on dielectric material 306 is patterned using, for example, a photolithographic process to form an organic collar 310. A thickness of the organic collar 310 may be in the range of a few hundred nanometers to a few microns. Next, the conductive seed layer 304 is etched to form a conductive support layer 330. This process may be performed using a non-isotropic etch that removes the conductive seed layer 304 in all directions because excessive remaining portions of the conductive seed layer 304 may cause faulty interconnect operation. In this embodiment, the organic collar 310, however, protects the first conductive layer 322 of the conductive material stacks 320 and the conductive support layer 330 from the over etching shown in FIGURE 1. Finally, a thermal process is performed to reflow the second conductive layer 324 of the conductive material stacks 320 to form conductive interconnects 340. Surface tension causes the round shape of the second conductive layer 324. An alternative embodiment is shown in FIGURES 5 and 6, in which a single conductive material 520/620 replaces the conductive material stacks 320.

[0029] In one configuration, the thermal process causes a transition of the spin on dielectric material 306 of the organic collar 310 from an organic material to an inorganic material that may be similar in composition to, for example, silicon dioxide ( $\text{SiO}_2$ ). In this configuration, the inorganic material forms an inorganic collar 350 that partially surrounds the conductive interconnects 340. In one aspect of the disclosure, the inorganic collar 350 is composed of a curable inorganic material, including silicon, that exhibits a thermal cross link reaction during the thermal process. As a result, the thermal process for forming the inorganic collar 350 causes the spin on dielectric material 306 to flow onto the sidewalls of the conductive support layer 330 prior to curing into the inorganic collar 350.

[0030] In one aspect of the disclosure, a thermal crosslink reaction during the thermal treatment causes the spin on dielectric material 306 of the organic collar 310 to flow onto the conductive seed layer 304. In this aspect of the disclosure, a thermal cross link reaction is a chemical reaction that joins the smaller molecules of the spin on dielectric material 306 into a large network that forms a cured, solid matter of the inorganic collar 350. That is, the thermal treatment may cause the spin on dielectric material 306 to

flow onto the sidewalls of the conductive support layer 330

**[0031]** Moreover, the inorganic collar 350 has good thermal conductivity. The semiconductor substrate 302, including the conductive interconnects 340, may be assembled into an integrated circuit (IC) device package. In this configuration, the inorganic collar 350 provides an improved heat dissipation path when compared to the other organic materials around the conductive interconnects 340, such as underfill and/or molding compound of the assembled package. Thus, heat is easily dissipated through the inorganic collar 350 of the conductive interconnects 340. In addition, the inorganic collar 350 can withstand high temperatures.

**[0032]** FIGURE 4 is a block diagram illustrating an assembly process 400 for attaching a semiconductor substrate (e.g., an IC device, such as a flip chip device or a MEMS device) 402 to a package substrate 460 using conductive interconnects 440 according to one aspect of the present disclosure. In this configuration, the semiconductor substrate 402 includes conductive interconnects 440 formed by the process shown in FIGURE 3 and separated by a distance (e.g., an interconnect pitch 406). Representatively, the conductive interconnects 440 include a conductive material stack of a first conductive layer 422 and a second conductive layer 424 formed on a conductive support layer 430 and surrounded by an inorganic collar 450. Following reflow, the second conductive layer 424 of the conductive interconnects 440 couples to contact pads 462 of the package substrate 460.

**[0033]** In this aspect of the disclosure, the use of the inorganic collar 450 protects the composition of the first conductive layer 422 of the conductive interconnects 440 during the seed layer etch to eliminate or reduce any undercutting to the first conductive layer 422. Protecting the composition of the first conductive layer 422 may increase an extremely low-K (ELK) robustness and improve a interconnect fatigue life of the conductive interconnects 440. In addition, the inorganic collar 450 prevents the solder bridge problem shown in FIGURE 2. Eliminating the solder bridge problem enables a further reduction of the interconnect pitch 406 to support fine pitch/size designs for devices such as micro-electromechanical systems (MEMS) devices as well as flip chip devices. Furthermore, eliminating undercutting maintains a diameter of the first conductive layer 422 of the conductive interconnects 440 to provide an increased contact area of the conductive interconnects 440 to the semiconductor substrate 402.

The increased contact area may improve the connectivity as well as the integrity of the conductive interconnects 440.

[0034] FIGURE 5 is a block diagram illustrating a plating method 500 for fabricating a conductive interconnect 540 including an inorganic collar 550 according to another aspect of the present disclosure. An exemplary embodiment of a conductive interconnect 540 is supported by a semiconductor substrate 502. The conductive interconnect 540 includes an inorganic collar 550 that surrounds a single conductive material 520 and sidewalls of a conductive support layer 530.

[0035] As shown in FIGURE 5, the conventional process of FIGURE 1 may be used to form a photoresist pattern 508. In step 3, a single conductive material 520 is electroplated within the photoresist pattern 508 and on a conductive seed layer 504 deposited on a semiconductor substrate (wafer or die) 502. In step 4, the photoresist pattern 508 is stripped to expose the single conductive material 520 and the conductive seed layer 504. Steps 5 to 7 are similar to steps 5 to 7 in FIGURE 3, however, the single conductive material 520 is provided in place of the conductive material stacks 320. As shown in step 8, the conductive interconnects 540 include the single conductive material 520, which does not reflow during the thermal process to form the inorganic collar 550. A thermal process causes the spin on dielectric material 506 to flow onto sidewalls of the conductive support layer 530 prior to curing into the inorganic collar 550 to complete formation of the conductive interconnects 540, as shown in step 8.

[0036] FIGURE 6 is a block diagram illustrating an assembly process 600 for attaching a semiconductor substrate (e.g., an IC device, such as a flip chip device or a MEMS device) 602 to a package substrate 660 using conductive interconnects 640 according to one aspect of the present disclosure. In this configuration, the semiconductor substrate 602 includes conductive interconnects 640 formed by the process shown in FIGURE 5 and separated by a distance (e.g., an interconnect pitch 606). Representatively, the conductive interconnects 640 include a single conductive material 620 formed on a conductive support layer 630 and surrounded by an inorganic collar 650. In this configuration, the single conductive material 620 of the conductive interconnects 640 can be directly bonded to the conductive pads 662 using thermal compression bonding or other like processes for applying a sufficient amount of heat and pressure to couple

with the conductive pads 662. Following the thermal compression bonding, the single conductive material 620 of the conductive interconnects 640 couples to the conductive pads 662 to join the semiconductor substrate 602 to the package substrate 660.

[0037] FIGURE 7 is a block diagram illustrating a method 700 for fabricating a conductive interconnect including an inorganic collar according to one aspect of the present disclosure. In block 710, a conductive material is fabricated on a conductive seed layer. For example, as shown in FIGURE 3, conductive material stacks 320 are formed on a conductive seed layer 304 deposited on a semiconductor substrate 302. In one configuration, the conductive material stacks 320 are used to form conductive interconnects following stripping of a photoresist. The conductive material stacks 320 may be formed using an electroplating process to grow a first conductive layer 322 (e.g., copper (Cu), selenium (Ag), nickel (Ni), gold (Au)) and a second conductive layer 324 (e.g., thorium (Sn), indium (In), bismuth (Bi), lead (Pb), tin (W), and/or silver (Sr)). Alternatively, a single conductive material 520 is fabricated on a conductive seed layer 504 deposited on a semiconductor substrate 502, as shown in FIGURE 5.

[0038] In block 712, an organic collar is formed to partially surround the conductive material. For example, as shown in FIGURE 3, an organic spin on dielectric material 306 may be applied on the conductive seed layer 304 and the conductive material stacks 320. The organic spin on dielectric material 306 is patterned using, for example, a photolithographic process to form the organic collar 310. Alternatively, an organic spin on dielectric material 506 is applied on a conductive seed layer 504 and the single conductive material 520. A photolithographic process forms the organic collar 510 around the single conductive material 520, as shown in FIGURE 5. At block 714, the conductive seed layer is etched to form a conductive support layer. For example, as shown in FIGURE 3, the conductive seed layer 304 is etched to form a conductive support layer 330. As shown in FIGURE 5, the conductive seed layer 504 is etched to form a conductive support layer 530.

[0039] Referring again to FIGURE 7, in block 716, the conductive interconnect is subjected to a thermal process (i.e., heated) to transition the organic collar into an inorganic collar that partially surrounds the conductive material. The inorganic collar is disposed on sidewalls of a conductive support layer. In the configuration shown in FIGURE 3, the inorganic collar 350 is composed of a curable inorganic material that

exhibits a thermal cross link reaction during the thermal process. As a result, the thermal process for forming the inorganic collar 350 causes the spin on dielectric material 306 to flow onto sidewalls of the conductive support layer 330 prior to curing into the inorganic collar 350.

[0040] Accordingly, the method 700 of FIGURE 7 may be carried out by the structures and components described above in relation to FIGURES 3 and 4. Alternatively, as shown in FIGURE 6, a spin on dielectric material 506 is applied to the conductive seed layer 504 and a single conductive material 520. The organic spin on dielectric material 506 is patterned using, for example, a photolithographic process to form the organic collar 510. The conductive seed layer 504 is then etched to form a conductive support layer 530. A thermal process causes the spin on dielectric material 506 to flow onto sidewalls of the conductive support layer 530 prior to curing into the inorganic collar 550, as shown in FIGURE 5. This alternative method may be carried out by the structures and components described in relation to FIGURES 5 and 6.

[0041] As noted, etch loss to a conductive material during a seed layer etch process is a concern for the conductive material(s) during the conductive interconnect formation process, for example, as shown in FIGURES 3 to 7. The method 700 may protect the first conductive material 522 of the conductive material stacks 320 or a single conductive material 520 during the seed layer etch process. After the plating photoresist is stripped, an organic spin on dielectric material 306/506 (e.g., a photosensitive spin on dielectric material) is coated on the conductive material stacks 320 or the single conductive material 520. This dielectric material 306/506 is patterned using a photolithographic process to form an organic material having a collar structure (e.g., the organic collar 310/510) around the conductive material stacks 320 or the single conductive material 520. During seed etch, the organic collar 310/510 can protect the conductive material stacks 320 or the single conductive material 520 from over etching. As shown in FIGURE 3, a thermal process reflows the second conductive layer 324 of the conductive material stacks 320 to form the conductive interconnects 340 including the inorganic collar 350. As shown in FIGURE 5, the conductive interconnects 540 include the single conductive material 520, which does not reflow during the thermal process to form the inorganic collar 550.

[0042] In this aspect of the disclosure, a thermal process causes a transition of the spin

on dielectric material 306/506 from an organic material to an inorganic material, such as silicon dioxide ( $\text{SiO}_2$ ). In addition, the thermal process causes the spin on dielectric material 306/506 to flow onto the sidewalls of the conductive support layer 330/530 to form the inorganic collar 350/550. The inorganic collar 350 around the conductive material stacks 320 also prevents the solder bridge problem during semiconductor chip assembly. Eliminating the solder bridge problem enables a further reduction of the interconnect pitch to support fine pitch/size designs for semiconductor devices. Furthermore, eliminating undercutting maintains a diameter of the first conductive layer 422 or the single conductive material 520 of the conductive interconnects 440/540. This configuration provides an increased contact area of the conductive interconnects 440/540 to the semiconductor substrate 402/502. The increased contact areas also improve the connectivity as well as the integrity of the conductive interconnects 440/540.

**[0043]** In one configuration, a conductive interconnect includes a conductive material on a conductive support layer. The conductive interconnect also includes means for protecting the conductive material and the conductive support layer of the conductive interconnect. The protecting means may partially surround the conductive material and is disposed on sidewalls of the conductive support layer. In one aspect, the protecting means may be the inorganic collar 350/450/550/650 configured to perform the functions recited by the protecting means. In another aspect, the aforementioned means may be any component or any structure configured to perform the functions recited by the aforementioned means.

**[0044]** FIGURE 8 shows an exemplary wireless communication system 800 in which a configuration of the disclosed conductive interconnect including the inorganic collar may be advantageously employed. For purposes of illustration, FIGURE 8 shows three remote units 820, 830, and 850 and two base stations 840. It will be recognized that wireless communication systems may have many more remote units and base stations. Remote units 820, 830, and 850 include conductive interconnects 825A, 825B, and 825C, respectively. FIGURE 8 shows forward link signals 880 from the base stations 840 and the remote units 820, 830, and 850 and reverse link signals 890 from the remote units 820, 830, and 850 to base stations 840.

**[0045]** In FIGURE 8, the remote unit 820 is shown as a mobile telephone, remote unit

830 is shown as a portable computer, and remote unit 850 is shown as a fixed location remote unit in a wireless local loop system. For example, the remote units may be cell phones, hand-held personal communication systems (PCS) units, a set top box, a music player, a video player, an entertainment unit, a navigation device, portable data units, such as personal data assistants, or fixed location data units such as meter reading equipment. Although FIGURE 8 illustrates remote units, which may employ conductive interconnects according to the teachings of the disclosure, the disclosure is not limited to these exemplary illustrated units. For instance, the conductive interconnects according to configurations of the present disclosure may be suitably employed in any device.

**[0046]** Although specific circuitry has been set forth, it will be appreciated by those skilled in the art that not all of the disclosed circuitry is required to practice the disclosed configurations. Moreover, certain well known circuits have not been described, to maintain focus on the disclosure. Similarly, although the relative terms “upper” and “lower” are used, these terms are non-limiting. For example if a device is rotated by 90 degrees the terms “upper” and “lower” would refer to “left most” and “right most” portions.

**[0047]** Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the disclosure herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.

**[0048]** The steps of a method or algorithm described in connection with the disclosure herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two.

**[0049]** The methodologies described herein may be implemented by various components depending upon the application. For example, these methodologies may be implemented in hardware, firmware, software, or any combination thereof. For a hardware implementation, the processing units may be implemented within one or more application specific integrated circuits (ASICs), digital signal processors (DSPs), digital signal processing devices (DSPDs), programmable logic devices (PLDs), field programmable gate arrays (FPGAs), processors, controllers, micro-controllers, microprocessors, electronic devices, other electronic units designed to perform the functions described herein, or a combination thereof.

**[0050]** For a firmware and/or software implementation, the methodologies may be implemented with modules (e.g., procedures, functions, and so on) that perform the functions described herein. Any machine-readable medium tangibly embodying instructions may be used in implementing the methodologies described herein. For example, software codes may be stored in a memory and executed by a processor unit. Memory may be implemented within the processor unit or external to the processor unit. As used herein the term "memory" refers to any type of long term, short term, volatile, nonvolatile, or other memory and is not to be limited to any particular type of memory or number of memories, or type of media upon which memory is stored.

**[0051]** If implemented in firmware and/or software, the functions may be stored as one or more instructions or code on a computer-readable medium. Examples include computer-readable media encoded with a data structure and computer-readable media encoded with a computer program. Computer-readable media includes physical computer storage media. A storage medium may be any available medium that can be accessed by a computer. By way of example, and not limitation, such computer-readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to store desired program code in the form of instructions or data structures and that can be accessed by a computer; disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.

**[0052]** In addition to storage on computer readable medium, instructions and/or data may be provided as signals on transmission media included in a communication apparatus. For example, a communication apparatus may include a transceiver having signals indicative of instructions and data. The instructions and data are configured to cause one or more processors to implement the functions outlined in the claims.

**[0053]** Although the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the technology of the disclosure as defined by the appended claims. For example, relational terms, such as “above” and “below” are used with respect to a substrate or electronic device. Of course, if the substrate or electronic device is inverted, above becomes below, and vice versa. Additionally, if oriented sideways, above and below may refer to sides of a substrate or electronic device. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

**CLAIMS****WHAT IS CLAIMED IS:**

1. A conductive interconnect, comprising:  
a conductive support layer;  
a conductive material on the conductive support layer; and  
an inorganic collar partially surrounding the conductive material and disposed on sidewalls of the conductive support layer.
2. The conductive interconnect of claim 1, in which the inorganic collar comprises a photosensitive spin on dielectric.
3. The conductive interconnect of claim 2, in which the inorganic collar comprises silicon dioxide.
4. The conductive interconnect of claim 1, in which an organic material of an organic collar transitions to an inorganic material following a thermal process.
5. The conductive interconnect of claim 1, coupled to a contact of a packaging substrate.
6. The conductive interconnect of claim 1, in which the conductive material comprises a conductive material stack arranged as a conductive pillar.
7. The conductive interconnect of claim 1, coupled to a semiconductor substrate of a micro-electromechanical systems (MEMS) device.
8. The conductive interconnect of claim 1, coupled to a semiconductor substrate of a flip chip device.
9. The conductive interconnect of claim 1, integrated into a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a hand-held personal communication systems (PCS) unit, a portable data unit, and/or a fixed location data unit.
10. A method of fabricating a conductive interconnect, comprising:  
fabricating a conductive material on a conductive seed layer;

forming an organic collar to partially surround the conductive material; and heating the conductive interconnect to transition the organic collar into an inorganic collar that partially surrounds the conductive material and is disposed on sidewalls of a conductive support layer.

11. The method of claim 10, further comprising forming the organic collar by:

depositing a photosensitive spin on dielectric material on the conductive material; and

patterning the photosensitive spin on dielectric material.

12. The method of claim 10, further comprising depositing the conductive seed layer on a semiconductor substrate.

13. The method of claim 10, further comprising etching the conductive seed layer to form the conductive support layer.

14. The method of claim 10, further comprising fabricating the conductive material by:

depositing a first conductive layer on the conductive support layer;

depositing a second conductive layer on the first conductive layer; and

depositing a barrier layer between the first conductive layer and the second conductive layer to form a conductive material stack.

15. The method of claim 14, in which the heating further comprises reflowing the second conductive layer of the conductive material stack to transition the organic collar from an organic material that partially surrounds the conductive material stack and is disposed on the sidewalls of the conductive support layer.

16. The method of claim 10, further comprising integrating the conductive interconnect into a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a hand-held personal communication systems (PCS) unit, a portable data unit, and/or a fixed location data unit.

17. A conductive interconnect, comprising:

a conductive material on a conductive support layer; and  
means for protecting the conductive material and the conductive support layer of  
the conductive interconnect.

18. The conductive interconnect of claim 17, in which the conductive  
material comprises a conductive material stack that is arranged as a conductive pillar.

19. The conductive interconnect of claim 18, in which the conductive  
material stack comprises a first conductive layer comprised of copper (Cu), selenium  
(Ag), nickel (Ni), and/or gold (Au), and a second conductive layer comprised of thorium  
(Sn), indium (In), bismuth (Bi), lead (Pb), tin (W), and/or silver (Sr), and a barrier layer  
between the first conductive layer and the second conductive layer.

20. The conductive interconnect of claim 17, integrated into a mobile phone,  
a set top box, a music player, a video player, an entertainment unit, a navigation device,  
a computer, a hand-held personal communication systems (PCS) unit, a portable data  
unit, and/or a fixed location data unit.




FIG. 1  
Prior Art




FIG. 2  
Prior Art

3/8




FIG. 3

4/8




FIG. 4




FIG. 5

6/8




FIG. 6

7/8




FIG. 7

8/8




FIG. 8

# INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2013/067568

**A. CLASSIFICATION OF SUBJECT MATTER**  
INV. H01L23/485 H01L21/60  
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data, INSPEC, COMPENDEX

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2011/266667 A1 (WU YI-WEN [TW] ET AL) 3 November 2011 (2011-11-03)	17-20
Y	the whole document -----	1-16
X	JP 2011 091087 A (FUJITSU LTD) 6 May 2011 (2011-05-06)	17,18,20
Y	the whole document -----	1-16,19
X	US 2007/231957 A1 (MITSUHASHI TOSHIRO [JP]) 4 October 2007 (2007-10-04)	1,5-9, 17,20
Y	the whole document -----	2-4, 10-16, 18,19
X	US 2011/298123 A1 (HWANG CHIEN LING [TW] ET AL) 8 December 2011 (2011-12-08)	1,5-9, 17-20
Y	the whole document -----	2-4, 10-16
		-/-

Further documents are listed in the continuation of Box C.

See patent family annex.

\* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance  
"E" earlier application or patent but published on or after the international filing date  
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  
"O" document referring to an oral disclosure, use, exhibition or other means  
"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search  19 March 2014	Date of mailing of the international search report  28/03/2014
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer  Maslankiewicz, Paweł

## INTERNATIONAL SEARCH REPORT

International application No
PCT/US2013/067568

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 2012/107971 A1 (PANASONIC CORP) 16 August 2012 (2012-08-16)	1,5-9, 17,18,20
Y	abstract	2-4, 10-16,19
	-& US 2013/140696 A1 (AOI NOBUO [JP]) 6 June 2013 (2013-06-06) the whole document	-----
X	US 2011/285011 A1 (HWANG CHIEN LING [TW] ET AL) 24 November 2011 (2011-11-24)	1,5-9, 17-20
Y	the whole document	2-4, 10-16
	-----	
X	US 2007/238222 A1 (HARRIES RICHARD J [US] ET AL) 11 October 2007 (2007-10-11)	1,5,7-9, 17,20
Y	paragraph [0002] - paragraph [0006] paragraph [0029] - paragraph [0040] figures 1-2	6,18,19
	-----	
X	JP H10 209163 A (CITIZEN WATCH CO LTD) 7 August 1998 (1998-08-07)	17,20
Y	the whole document	18,19
A	-----	1-16
Y	"Spin-on dielectrics", , 14 October 2012 (2012-10-14), XP055107885, Retrieved from the Internet: URL: <a href="http://web.archive.org/web/20121014003631/http://www.azem.com/en/Products/Silicon-technology/Spin-on%20Dielectrics.aspx">http://web.archive.org/web/20121014003631/http://www.azem.com/en/Products/Silicon-technology/Spin-on%20Dielectrics.aspx</a> [retrieved on 2014-03-14] the whole document	1-16
	-----	
Y	EP 1 239 332 B1 (CLARIANT INT LTD [CH] CLARIANT FINANCE BVI LTD [VG] AZ ELECTRONIC MATE) 21 February 2007 (2007-02-21) title paragraph [0001] paragraph [0011] - paragraph [0017] paragraph [0019] - paragraph [0020] paragraph [0030] - paragraph [0031] paragraph [0067] paragraph [0074] - paragraph [0075] paragraph [0077] paragraph [0080] paragraph [0082] - paragraph [0083] paragraph [0122]	1-16
	-----	
Y	JP S64 2339 A (NEC CORP) 6 January 1989 (1989-01-06) abstract figure 1	1-16
	-----	
		-/-

## INTERNATIONAL SEARCH REPORT

International application No
PCT/US2013/067568

## C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2003/052409 A1 (MATSUO MIE [JP] ET AL) 20 March 2003 (2003-03-20) paragraph [0030] figure 17 -----	1-16
A	US 2007/290343 A1 (HARADA YOSHIMICHI [JP] ET AL) 20 December 2007 (2007-12-20) paragraph [0046] figures 18D-E -----	1-16
A	WO 2005/124868 A1 (MICRON TECHNOLOGY INC [US]; LI JIN [US]; LI JIUTAO) 29 December 2005 (2005-12-29) paragraph [0030] -----	1-16
A	US 6 218 281 B1 (WATANABE EIJI [JP] ET AL) 17 April 2001 (2001-04-17) column 9, lines 37-50 figure 4B -----	19

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/US2013/067568

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
US 2011266667	A1	03-11-2011	CN	102237317 A	09-11-2011
			TW	201138042 A	01-11-2011
			US	2011266667 A1	03-11-2011
			US	2012280388 A1	08-11-2012
JP 2011091087	A	06-05-2011	NONE		
US 2007231957	A1	04-10-2007	JP	4768491 B2	07-09-2011
			JP	2007266531 A	11-10-2007
			US	2007231957 A1	04-10-2007
US 2011298123	A1	08-12-2011	CN	102270610 A	07-12-2011
			TW	201145482 A	16-12-2011
			US	2011298123 A1	08-12-2011
WO 2012107971	A1	16-08-2012	US	2013140696 A1	06-06-2013
			WO	2012107971 A1	16-08-2012
US 2013140696	A1	06-06-2013	US	2013140696 A1	06-06-2013
			WO	2012107971 A1	16-08-2012
US 2011285011	A1	24-11-2011	CN	102254870 A	23-11-2011
			TW	201142997 A	01-12-2011
			US	2011285011 A1	24-11-2011
US 2007238222	A1	11-10-2007	US	2007238222 A1	11-10-2007
			US	2009325347 A1	31-12-2009
			US	2012241952 A1	27-09-2012
JP H10209163	A	07-08-1998	NONE		
EP 1239332	B1	21-02-2007	AT	354818 T	15-03-2007
			CN	1388920 A	01-01-2003
			DE	60126736 T2	15-11-2007
			EP	1239332 A1	11-09-2002
			KR	20070086644 A	27-08-2007
			US	2003113657 A1	19-06-2003
			WO	0219037 A1	07-03-2002
JP S642339	A	06-01-1989	NONE		
US 2003052409	A1	20-03-2003	CN	1419285 A	21-05-2003
			CN	1627480 A	15-06-2005
			KR	20030019187 A	06-03-2003
			TW	I264756 B	21-10-2006
			US	2003052409 A1	20-03-2003
US 2007290343	A1	20-12-2007	CN	101136383 A	05-03-2008
			JP	4247690 B2	02-04-2009
			JP	2007335629 A	27-12-2007
			KR	20070119553 A	20-12-2007
			TW	200814208 A	16-03-2008
			US	2007290343 A1	20-12-2007
WO 2005124868	A1	29-12-2005	US	RE44637 E1	10-12-2013
			US	2005274871 A1	15-12-2005
			US	2006138495 A1	29-06-2006
			WO	2005124868 A1	29-12-2005

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No  
PCT/US2013/067568

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
<hr/>			
US 6218281	B1 17-04-2001	JP 3654485 B2	02-06-2005
		JP H11195665 A	21-07-1999
		US 6218281 B1	17-04-2001