

(19)
(12)(KR)
(B1)(51) 。 Int. Cl.⁶
G06F 13/00(45)
(11)
(24)2004 10 06
10-0440655
2004 07 07(21) 10-1997-0018087
(22) 1997 05 06(65)
(43)10-1997-0076247
1997 12 12

(30) 643,647 1996 05 06 (US)

(73) , 60196, , 1303

(72) , 78737, , 9126

, 78749, , 6707

, 78704, , #D202

(74)

:

(54)

(scheme) (sensitive control bits: 34,36,38,40) 1 (34,36,38,40)
(18). (emulation) (34,36,38,40)
1 , 가 .

1

1
2
3
4

5 .
 6 .
 * *
 2 : 4 : CPU
 6 : 8 :
 10 : 12 :
 34 : NECLK 36 : LSTRE
 38 : IVIS 40 :
 80 : 81 :
 82 :

()
 Jay A. Hartvigsen , 1995 6 2 , S
 C-02421A 'Method and Apparatus for Controlling Show Cycles in a Date Processing System'
 Jay A. Hartvigsen , 1995 6 2 , SC-02422
 A 'Method and Apparatus for Providing an External Indication of Internal Cycles in a Date Processing System'
 가 .
 ()

()
 _____ , ' (control)' (system configuration)
 ive) (sensit

가 . 가 가 ,
 schemes) 가 . (

_____, ' , ' , ' , ' ,
 (override) , 가
 , , ,

가 , 가 , 가
 가 , 가 (corrupt) .

: , 가 ,


(conductors) 가 (assert)' 가
 (negate)' 가 0 , 1 , 0
 가 0 , 1
 (rendering)(,) 가
 가
 (CPU)(4), (8), (10),
 (12), (6) (2) CPU(4), (6), (10)
 2- (8) (10) ((2)
 2) (12) (12) (Low Stro
 4 8 'No E -Clock'(NECLK)(34), ' (Internal Visibility: IVIS)(38), (40)
 be Enable)'(LSTRE)(36), 가 (80) (2) 3 (8),
 (10), (12), (75), (50) (10)
 (10) (8) (9) 2- (12)
 0(70) (Special Write Control Circuitry:75) 가 , 1(but Bit1: 71
), 2(Bit2: 72) (12) (75)
 (80) (12) (75)
 (75) (75)
 de Circuitry:50) (8) (11) (50) (56), (52), (Register Deco
 (54)
 (52) (50) (11) (56) (12) (50) ((54)
 54) (52) (52) (58) (60) (11)가 (60) (12)
 (54) (50) (12) () () 가
 () () (75) (12) (12) ()
 () (58) (12) (12) (12) ()
 3 (60) (50) (58) (60) (12)

(75) , (76) (12)
 () , (76) (75)
 (12) .
 (75) (50)
 (60) (84) (2) (2)
 (75) (80) (2) (81) (82)
 (75)
 (75) (84)
 (2) (81) 가 ' (75) (12)
 (2) , (75) (75)
 (82) (2)
 (75) (12)
 (75) (2) (75)
 (12) , (75)
 (12) (12)
 (12) 가 ,
 4 (75) (81), (82),
 (84) (60) (50)
 (75) (12)
 (75) , DFF2(92) DFF1(90), (94,9
 6,98,100,101,102 103) (16) 5
 (18) (18) (30) (16)
 (18) 2- (PRU)(26), (20) PRU(26) (30) (18), PRU(26) (30) 2-
 1- (22) 가 , (18), PRU(26)
 (30) 2- (24) (18)
 (16) (16) PRU(26) . PRU(26)
 2- (18)
 , 6 (18) (40) (18)
 (40) (18), (18) 2- (PRU)(28), (32) (18) 1-
) PRU(28) (32) ((44)) (46))
 8), PRU(28), 가 , (18), PRU(28) (32) 2- (40) PRU(28)
 (18) . PRU(28) 2-
 (32)
 :
 1 , (2)
 , 가 , (2)
 (2) CPU(4) (12) CPU(4)
 (12)


(10) 가 , 가
(,
)
NECLK(34)
NECLK(34)
NECLK(34)
NECLK(34) 1
1
2
PORT CONTROL(40)
L(40)
LSTRE(36)
(2)
, LSTRE(36)
가 , 가
IVIS(38),
IVIS(38) PORT CONTROL(40) PORT CONTROL(4
0)
(2)
(2)
가
가
5 (16)
PRU(26) (16)
(18) 가
(16) (18)
18) (2)
(18) (18)
(18) 가
(18) 6 PRU(28)
(18)
가 (2)
가
:
(2) 1
1 (2)
가
:
가
:
가

(57)


1.



데이터 프로세서 2






2



NECLK - NO E-클럭
LSTRE - 로우 스트로브 인에이블
IVIS - 내부 가시도

3





6

