

(19) (KR)
(12) (B1)

(51) . Int. Cl.6 (45) 2004 10 06
G06F 13/00 (11) 10-0440655
 (24) 2004 07 07

(21) 10-1997-0018087 (65) 10-1997-0076247
(22) 1997 05 06 (43) 1997 12 12

(30) 643,647 1996 05 06 (US)

(73) . . . 60196. . . 1303

(72) 78737 9126

78749. 6707

78704. #D202

(74)

1

(54)

(sensitive control bits: 34.36.38.40)

1

(34,36,38,40)

(34,36,38,40)

1

(18).

(emulation)

1

가

1

1
2
3
4

```
5
6
*
2 :           4 : CPU
6 :           8 :
10 :          12 :
34 : NECLK 36 : LSTRE
38 : IVIS 40 :
80 :           81 :
82 :
```

() Jay A. Hartvigsen , 1995 6 2 , , S
C-02421A 'Method and Apparatus for Controlling Show Cycles in a Date Processing System'
Jay A. Hartvigsen , 1995 6 2 , , SC-02422
A 'Method and Apparatus for Providing an External Indication of Internal Cycles in a Date Processing System' 가
() .

()
_____, (control)' (system configuration)
ive) (sensit

가 가 가 (

(10)

가

가

1

NECLK(34)

NECLK(34)
NECLK(34)

NECLK(34)

NECLK(34)

1

1

가

2 , PORT CONTROL(40)

L(40)
LSTRE(36)

0) 가 , 가

IVIS(38),
. IVIS(38) PORT CONTROL(40)

PORT CONTROL(4)

가

가

$$5, \quad , \quad (16) \quad , \quad \text{PRU}(26) \quad (16)$$

가

가

(2)

1

가

(57)


1.

1 , 1 (write access) , 1
1 , 1 , 1 , 1
1 , 1 , 2 , 1 , 1 , 2
1 , 2 , 2 , 1 , 1 , 3 , 1 , 1 , 3 , 2
1 , 1 , 1 , 3 , 3 , 1 , 1 , 1 , 2


2.

1

global to global 2



2



NECLK - NO E- 블록

LSTRE - 로우 스트로브 인에이블

IVIS - 일부 기록

3

