

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
22 September 2005 (22.09.2005)

PCT

(10) International Publication Number  
**WO 2005/087976 A1**

(51) International Patent Classification<sup>7</sup>: **C23C 16/458**,  
16/509

Redwood City, California 94061 (US). **SIVARAMAKRISHNAN, Visweswaren** [US/US]; 2223 August Place, Santa Clara, California 95051 (US). **LIU, Junting** [CN/US]; 1875 Sheri Ann Circle, San Jose, California 95131 (US).

(21) International Application Number:  
PCT/US2005/007521

(22) International Filing Date: 3 March 2005 (03.03.2005)

(74) Agents: **TOBIN, Kent, J.** et al.; TOWNSEND AND TOWNSEND AND CREW LLP, Two Embarcadero Center, 8th Floor, San Francisco, California 94111-3834 (US).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/550,530 5 March 2004 (05.03.2004) US  
60/575,621 27 May 2004 (27.05.2004) US

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(71) Applicant (for all designated States except US): **APPLIED MATERIALS, INC.** [US/US]; P.O. Box 450A, Santa Clara, California 95052 (US).


(72) Inventors; and

(75) Inventors/Applicants (for US only): **SEN, Soovo** [IN/US]; 884 Azure Street, Sunnyvale, California 94087 (US). **FODOR, Mark A.** [US/US]; 1690 Lark Avenue,

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH,

[Continued on next page]

(54) Title: **HARDWARE DEVELOPMENT TO REDUCE BEVEL DEPOSITION**



(57) Abstract: Embodiments in accordance with the present invention relate to various techniques which may be employed alone or in combination, to reduce or eliminate the deposition of material on the bevel of a semiconductor workpiece (882). In one approach, a shadow ring (880) overlies the edge of the substrate (882) to impede the flow of gases to bevel regions. The geometric feature at the edge (880a) of the shadow ring directs the flow of gases toward the wafer in order to maintain thickness uniformity across the wafer while shadowing the edge. In another approach, a substrate heater/support is configured to flow purge gases to the edge of a substrate being supported. These purge gases prevent process gases from reaching the substrate edge and depositing material on bevel regions.

WO 2005/087976 A1



GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

**Published:**

— *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## HARDWARE DEVELOPMENT TO REDUCE BEVEL DEPOSITION

### CROSS-REFERENCE TO RELATED APPLICATION

5 [0001] This nonprovisional patent application claims priority from U.S. provisional patent application no. 60/550,530, filed March 5, 2004, and from U.S. provisional patent application no. 60/575,621, filed May 27, 2004, both of which are incorporated by reference in their entirety herein for all purposes.

### BACKGROUND OF THE INVENTION

10 [0002] Integrated circuits (IC) are manufactured by forming discrete semiconductor devices on a surface of a semiconductor substrate. An example of such a substrate is a silicon (Si) or silicon dioxide (SiO<sub>2</sub>) wafer. Semiconductor devices are oftentimes manufactured on very large scales where thousands of micro-electronic devices (e.g., transistors, capacitors, and the like) are formed on a single substrate.

15 [0003] To interconnect the devices on a substrate, a multi-level network of interconnect structures is formed. Material is deposited on the substrate in layers and selectively removed in a series of controlled steps. In this way, various conductive layers are interconnected to one another to facilitate propagation of electronic signals.

[0004] One manner of depositing films in the semiconductor industry is known as  
20 chemical vapor deposition, or "CVD." CVD may be used to deposit films of various kinds, including intrinsic and doped amorphous silicon, silicon oxide, silicon nitride, silicon oxynitride and the like. Semiconductor CVD processing is generally done in a vacuum chamber by heating precursor gases which dissociate and react to form the desired film. In order to deposit films at low temperatures and relatively high deposition  
25 rates, a plasma can be formed from the precursor gases in the chamber during deposition. Such processes are known as plasma enhanced chemical vapor deposition, or "PECVD."

[0005] Accurate reproducibility of substrate processing is an important factor for  
improving productivity when fabricating integrated circuits. Precise control of various  
process parameters is required for achieving consistent results across a substrate, as well  
30 as the results that are reproducible from substrate to substrate. More particularly,

manufacturing yield.

5 [0006] In a CVD processing chamber, the substrate is typically disposed on a heated substrate support during processing. The substrate support generally includes embedded electric heating elements for controlling the temperature of the substrate. The substrate support may additionally include channels and grooves for a gas (e.g., helium (He), argon (Ar), and the like) to facilitate the transfer the heat between the substrate support and the substrate. Additionally, the substrate heater assembly may also comprise embedded radio-frequency (RF) electrodes for applying RF bias to the substrate during various plasma enhanced processes.

10 [0007] During a deposition process (e.g., chemical vapor deposition (CVD), plasma enhanced CVD (PECVD), and the like), central and peripheral regions of the substrate are exposed to different processing conditions. Differences in the processing conditions generally result in the low uniformity for the deposited layers. For example, substrates processed on conventional heated substrate supports often allow deposition to occur right up to the substrate's edge, and may also have greater thickness of a deposited layer near the edge of the substrate relative to material deposited in the center of the substrate. Non-uniformity of the deposited layers limits yield and productivity of the deposition process, as well as overall performance of the integrated circuits. Additionally, deposited material along the edge of the substrate may be problematic to correctly positioning substrates on robotic transfer mechanisms. If the substrate is not held in a predefined position on the robotic transfer mechanism, the substrate may become damaged or dropped during transfer, or become misaligned when placed in processing equipment resulting in poor processing results.

25 [0008] Therefore, there is a need in the art for a substrate heater assembly for facilitating deposition of uniform material layers on the substrates without depositing material along the substrate's edge during fabrication of integrated circuits in a semiconductor substrate processing system.

#### SUMMARY OF THE INVENTION

30 [0009] Embodiments in accordance with the present invention relate to various techniques which may be employed alone or in combination, to reduce the deposition of

material on the bevel of a semiconductor workpiece. In one approach, a shadow ring overlies the edge of the substrate to impede the flow of gases to bevel regions. An inclined geometric feature at the edge of the shadow ring directs the flow of gases toward the wafer in order to maintain thickness uniformity across the wafer while shadowing the edge. In another approach, a substrate heater/support is configured to flow purge gases to the edge of a substrate being supported. These purge gases prevent process gases from reaching the substrate edge and depositing material on bevel regions.

**[0010]** An embodiment of a method in accordance with the present invention for chemical vapor depositing a material upon a workpiece, comprises, positioning a shadow ring featuring an inclined overhang portion overlying edge regions of a substrate supported within a processing chamber, the shadow ring extending a distance of between about 0.8-2.0 mm over the edge regions and separated from the edge regions by a gap of about 0.0045" +/- 0.003". A processing gas is flowed to the chamber, and energy is applied to the chamber to generate a plasma therein, such that reaction of the processing gases results in deposition of a material outside the edge regions.

**[0011]** An alternative embodiment of a method in accordance with the present invention for chemical vapor depositing a dielectric film, comprises, positioning a substrate upon a support within a processing chamber, flowing a purge gas through the support to edge regions of the substrate, and flowing a processing gas to the chamber. Energy is applied to the chamber to generate a plasma therein, such that the purge gas flow impedes a flow of processing gas to the edge regions and inhibits deposition of a dielectric material in the edge regions.

**[0012]** An embodiment of an apparatus in accordance with the present invention for depositing dielectric material on a workpiece, comprises, a vertically moveable substrate support positioned within a processing chamber, an energy source configured to apply energy to the processing chamber in order to generate a plasma therein, and a pumping liner defining an exhaust orifice and a vertical channel. A shadow ring comprising an overhang portion is configured to extend a distance of about 0.8 - 2.0 mm over the edge regions and be separated from the edge regions by a gap of about 0.0045" +/- .003" when the substrate support rises to engage the shadow ring.

[0013] A further understanding of embodiments in accordance with the present invention can be made by way of reference to the ensuing detailed description taken in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

5 [0014] Figure 1 provides a top view of an exemplary semiconductor processing system. The processing system includes pairs of deposition chambers that receive the process kits of the present invention.

[0015] Figure 2 provides a cross-sectional view of an illustrative deposition chamber for comparison. The chamber of Figure 2 is a twin or “tandem” chamber. However, it is  
10 understood that the process kits described herein may be used in a single chamber design.

[0016] Figure 3 provides a partial cross-sectional view of a typical chamber body. The chamber body is depicted in a schematic manner for the purpose of demonstrating gas flow paths. Arrows depict primary gas flow and parasitic gas flow paths within the chamber.

15 [0017] Figure 4 presents a perspective view of a portion of a deposition chamber. A chamber body is provided to define a substrate processing region, and for supporting various liners. A wafer slit valve is seen in the chamber body, providing a wafer pass-through slit.

[0018] Figure 5 shows a cutaway, perspective view of the illustrative deposition  
20 chamber of Figure 4. Visible in Figure 5 is a top liner, or “pumping liner,” supported by a surrounding C-channel liner.

[0019] Figure 6 shows the chamber body of Figure 5, highlighting the two exposed areas from the cutaway view. These two cross-sectional areas are designated as area 6A and area 6B.

25 [0020] Figure 6A provides an enlarged view of cross-sectional area 6A from Figure 6. Similarly, Figure 6B provides an enlarged view of cross-sectional area 6B. The top liner and supporting C-channel liner are seen in each figure.

[0021] Figure 7 shows an exploded view of the chamber body portion of Figure 4. In  
30 this view, various liners from a process kit, in one embodiment, can be more clearly identified.

[0022] Figure 8A shows a simplified cross-sectional view of an embodiment of a shadow ring in accordance with the present invention positioned within a pumping liner and in mating engagement with a substrate support.

5 [0023] Figure 8B shows a simplified cut-away perspective view of the shadow ring of Figure 8A.

[0024] Figure 8C shows a simplified plan view of the shadow ring of Figure 8A.

[0025] Figure 8D shows a simplified and enlarged perspective sectional view of the shadow ring of Figure 8A.

10 [0026] Figures 8E-F show simplified plan views illustrating various dimensions of one embodiment of a shadow ring in accordance with the present invention for use in conjunction with a substrate having a diameter of 300mm.

[0027] Figures 8G-H show simplified cross-sectional views illustrating other dimensions of the embodiment of the shadow ring shown in Figures 8E-F.

15 [0028] Figure 9A plots mean thickness and uniformity for a fire wafer of a batch of twenty-five wafers processed utilizing the shadow ring of Figures 8A-H.

[0029] Figure 9B plots particle contamination adders of two different sizes for the wafer of the batch of Figure 9A.

[0030] Figure 9C plots thickness of a deposited film versus distance from the center of the wafer of Figure 9A.

20 [0031] Figures 10AA-10EA shows simplified schematic views of shadow rings having different compositions and shapes.

[0032] Figures 10AB-10EB plot thickness of deposited material versus radial distance for the shadow rings of Figures 10AA-EA, respectively.

25 [0033] Figure 11A shows a simplified cross-sectional view of another alternative embodiment of a shadow ring in accordance with the present invention, positioned within a pumping liner.

[0034] Figure 11B shows a simplified perspective cut-away view of the shadow ring of Figure 11A.

[0035] Figure 12A shows a simplified cross-sectional view of an alternative embodiment of a shadow ring in accordance with the present invention, positioned within a pumping liner and in mating engagement with a substrate support.

[0036] Figure 12B shows a perspective view of the shadow ring of Figure 12A.

5 [0037] Figure 12C plots thickness of deposited material versus radial distance for a shadow ring of Figure 12A.

[0038] Figure 13 shows a simplified cross-sectional view of an alternative embodiment of a shadow ring in accordance with the present invention.

10 [0039] Figure 14A shows a simplified cross-sectional view of a heater featuring an edge purge gas system in accordance with an embodiment of the present invention.

[0040] Figure 14B shows a simplified enlarged cross-sectional view of the heater of Figure 14A.

[0041] Figure 14C plots deposited film thickness versus position for a substrate featuring a flow of nitrogen edge purge gas.

15 [0042] Figure 14D plots deposited film thickness versus position for a substrate featuring a flow of helium purge gas.

[0043] Figures 15A-F show simplified cross-sectional views of process steps for forming polysilicon features on a substrate.

20 [0044] Figures 15BA-DA and 15FA show cross-sectional electron micrographs of the respective steps for forming the polysilicon features.

#### DESCRIPTION OF THE SPECIFIC EMBODIMENTS

[0045] The reliable formation of high aspect ratio features with desired critical dimensions requires precise patterning and subsequent etching of the substrate. A technique sometimes used to form more precise patterns on substrates is  
25 photolithography. The technique generally involves the direction of light energy through a lens, or "reticle," and onto the substrate.

[0046] In conventional photolithographic processes, a photoresist material is first applied on a substrate layer to be etched. In the context of optical resists, the resist material is sensitive to radiation or "light energy," such as ultraviolet or laser sources.



The resist material preferably defines a polymer that is tuned to respond to the specific wavelength of light used, or to different exposing sources.

[0047] After the resist is deposited onto the substrate, the light source is actuated to emit ultraviolet (UV) light or low X-ray light, for example, directed at the resist-covered substrate. The selected light source chemically alters the composition of the photoresist material. However, the photoresist layer is only selectively exposed. In this respect, a photomask, or "reticle," is positioned between the light source and the substrate being processed.

[0048] The photomask is patterned to contain the desired configuration of features for the substrate. The patterned photomask allows light energy to pass therethrough in a precise pattern onto the substrate surface. The exposed underlying substrate material may then be etched to form patterned features in the substrate surface while the retained resist material remains as a protective coating for the unexposed underlying substrate material. In this manner, contacts, vias, or interconnects may be precisely formed.

[0049] The material underlying the developed photoresist film may comprise various materials, such as silicon dioxide ( $\text{SiO}_2$ ) and carbon-doped silicon oxide. A dielectric anti-reflective coating (DARC) may also underlie the developed photoresist film, and this DARC may comprise silicon oxynitride ( $\text{SiON}$ ) and silicon nitride ( $\text{Si}_3\text{N}_4$ ). Hafnium dioxide ( $\text{HfO}_2$ ) may also be present underneath the developed photoresist film.

[0050] More recently, an effective carbon-based film has been developed by Applied Materials, Inc. of Santa Clara, California. That film is known as Advanced Patterning Film<sup>TM</sup>, or "APF." APF<sup>TM</sup> generally comprises films of  $\text{SiON}$  and amorphous carbon, or " $\alpha$ -carbon."

[0051] Details regarding formation of the APF<sup>TM</sup> film may be found in U.S. patent no. 6,573,030, incorporated by reference herein for all purposes. Details regarding formation of a gate structure of a field effect transistor (FET) utilizing the APF<sup>TM</sup> film may be found in published U.S. patent application no. 2004/0058517, incorporated by reference herein for all purposes. Details regarding a process kit for depositing the APF<sup>TM</sup> film may be found in co-pending U.S. nonprovisional patent application no. 10/322,228, filed December 17, 2002 and incorporated by reference herein for all purposes.

[0052] The amorphous carbon layer is generally deposited by plasma enhanced chemical vapor deposition (PECVD) of a gas mixture comprising a carbon source. The gas mixture may be formed from a carbon source that is a liquid precursor or a gaseous precursor. Preferably, the carbon source is a gaseous hydrocarbon. For example, the carbon source may be propylene (C<sub>3</sub>H<sub>6</sub>). The injection of C<sub>3</sub>H<sub>6</sub> is accompanied by the generation of an RF plasma within the process chamber. The gas mixture may further comprise a carrier gas, such as helium (He) or Argon (Ar). The carbonaceous layer may be deposited to a thickness of between about 100 Å and about 20,000 Å, depending upon the application.

10 [0053] The process of depositing a carbon-based (or “organic”) film such as APF<sup>TM</sup>, carbon-containing silicon oxide, or DARC at high deposition rates, for example deposition rates greater than 2,000 Å/min, may result in uneven deposition at the wafer bevel regions as compared with central wafer regions. If not completely removed by subsequent O<sub>2</sub> ashing steps, the additional material at the wafer edges can flake off and give rise to wafer contamination. Accordingly, formation of carbon-containing films such as APF<sup>TM</sup> by PECVD is preferably accomplished utilizing an embodiment of a shadow ring in accordance with the present invention.

[0054] Figures 15A-F show simplified cross-sectional views of process steps for forming polysilicon features on a substrate. Figures 15BA-FA show cross-sectional electron micrographs of the respective steps for forming the polysilicon features.

25 [0055] As shown in Figure 15A, a 2000Å-thick layer of polysilicon 1500 is first deposited over a substrate 1502. As described below, polysilicon layer 1500 is to be patterned into features utilizing lithographic techniques. In expectation of this subsequent lithography process, polysilicon layer 1500 bears an amorphous carbon (α-C) layer 1504 and a dielectric anti-reflective coating (DARC) 1506 comprising silicon oxynitride.

[0056] Amorphous carbon layer 1504 serves as a hardmask, and may also serve as an anti-reflective coating. DARC 1506 serves to facilitate focusing of light incident during the photolithography process, upon a precise depth of field. Both the α-C layer 1504 and the DARC layer 1506 are deposited utilizing chemical vapor deposition techniques. And, as described further below, CVD of both α-C layer 1504 and DARC layer 1506 both result in formation of material of additional thickness on wafer bevel regions, which can in turn result in contamination and other issues.

[0057] As further shown in Figure 15A, undeveloped photoresist material 1508 is then spun on over DARC 1506. Figures 15B-BA shows the resist exposure and development steps, wherein selected portions of undeveloped photoresist material 1508 are exposed to incident radiation followed by chemical development, resulting in the formation of patterned photoresist 1510.

[0058] Figures 15C-FA illustrate further steps of the process, wherein the developed photoresist 1510 is trimmed (FIGS. 15C-CA), portions of DARC 1506 not masked by photoresist 1510 are removed (FIGS. 15D-DA), and portions of  $\alpha$ -C layer 1504 not masked by photoresist 1510 and DARC 1506 are removed (FIG. 15E). Figures 15F-FA illustrate the final step in the process, wherein the developed photoresist is removed and portions of the polysilicon layer 1500 not masked by the remaining DARC 1506 and  $\alpha$ -C layers 1504 are removed to stop on substrate 1502, resulting in formation of polysilicon features 1512.

[0059] During initial stage of the process shown and described in connection with Figure 15A, both the  $\alpha$ -C layer 1504 and the DARC layer 1506 are created utilizing plasma-assisted CVD techniques. The deposition processes for both these layers results in formation of material of additional thickness on wafer bevel regions. Such material deposited on the wafer bevel can result in contamination and other issues.

[0060] Accordingly, embodiments of the present invention relate to techniques which may be employed to reduce or eliminate the deposition of material on the bevel of a semiconductor workpiece. In one approach, a shadow ring overlies the edge of the substrate to impede the flow of gases to bevel regions. An inclined geometric feature on the edge of the shadow ring directs the flow of gases toward the wafer in order to maintain thickness uniformity across the wafer while the wafer edge is shadowed. In another approach, a substrate heater/support is configured to flow purge gases to the edge of a substrate being supported. These purge gases prevent process gases from reaching the substrate edge and depositing material on bevel regions.

#### [0061] Exemplary Processing System

[0062] Figure 1 provides a plan view of an exemplary semiconductor processing system 100. The processing system 100 includes processing chambers 106 that will receive the process kits of the present invention, described below. The illustrative chambers 106 are in pairs to further increase processing throughput.

[0063] The system 100 generally includes multiple distinct regions. The first region is a front end staging area 102. The front end staging area 102 supports wafer cassettes 109 pending processing. The wafer cassettes 109, in turn, support substrates or wafers 113. A front end wafer handler 118, such as a robot, is mounted on a staging platform adjacent to wafer cassette turntables. Next, the system 100 includes a loadlock chamber 120.

Wafers 113 are loaded into and unloaded from the loadlock chamber 120. Preferably, the front end wafer handler 118 includes a wafer mapping system to index the substrates 113 in each wafer cassette 109 in preparation for loading the substrates 113 into a loadlock cassette disposed in the loadlock chamber 120. Next, a transfer chamber 130 is provided.

The transfer chamber 130 houses a wafer handler 136 that handles substrates 113 received from the loadlock chamber 120. The wafer handler 136 includes a robot assembly 138 mounted to the bottom of the transfer chamber 130. The wafer handler 136 delivers wafers through sealable passages 136. Slit valve actuators 134 actuate sealing mechanisms for the passages 136. The passages 136 mate with wafer passages 236 in process chambers 140 (shown in Figure 2) to allow entry of substrates 113 into the processing regions for positioning on a wafer heater pedestal (shown at 228 in Figure 2).

[0064] A back end 150 is provided for housing various support utilities (not shown) needed for operation of the system 100. Examples of such utilities include a gas panel, a power distribution panel, and power generators. The system can be adapted to accommodate various processes and supporting chamber hardware such as CVD, PVD, and etch. The embodiment described below will be directed to a system employing a 300 mm APF deposition chamber. However, it is to be understood that other processes and chamber configurations are contemplated by the present invention.

#### [0065] Exemplary Processing Chamber

[0066] Figure 2 presents a cross-sectional, schematic diagram of a deposition chamber 200 for comparison. The deposition chamber is a CVD chamber for depositing a carbon-based gaseous substance, such as a carbon-doped silicon oxide sublayer. This figure is based upon features of the Producer S® APF chamber currently manufactured by Applied Materials, Inc. The Producer® CVD chamber (200 mm or 300 mm) has two isolated processing regions that may be used to deposit carbon-doped silicon oxides and other materials. A chamber having two isolated processing regions is described in United States Patent No. 5,855,681, which is incorporated by reference herein.

[0067] The chamber 200 has a body 202 that defines an inner chamber area. Separate processing regions 218 and 220 are provided. Each chamber 218, 220 has a pedestal 228 for supporting a substrate (not seen) within the chamber 200. The pedestal 228 typically includes a heating element (not shown). Preferably, the pedestal 228 is movably disposed in each processing region 218, 220 by a stem 226 which extends through the bottom of the chamber body 202 where it is connected to a drive system 203. Internally movable lift pins (not shown) are preferably provided in the pedestal 228 to engage a lower surface of the substrate. Preferably, a support ring (not shown) is also provided above the pedestal 228. The support ring may be part of a multi-component substrate support assembly that includes a cover ring and a capture ring. The lift pins act on the ring to receive a substrate before processing, or to lift the substrate after deposition for transfer to the next station.

[0068] Each of the processing regions 218, 220 also preferably includes a gas distribution assembly 208 disposed through a chamber lid 204 to deliver gases into the processing regions 218, 220. The gas distribution assembly 208 of each processing region normally includes a gas inlet passage 240 which delivers gas into a shower head assembly 242. The showerhead assembly 242 is comprised of an annular base plate 248 having a blocker plate 244 disposed intermediate a face plate 246. The showerhead assembly 242 includes a plurality of nozzles (shown schematically at 248 in Figure 3) through which gaseous mixtures are injected during processing. The nozzles 248 direct gas, e.g. propylene and argon, downward over a substrate, thereby depositing an amorphous carbon film. An RF (radio frequency) feedthrough provides a bias potential to the showerhead assembly 242 to facilitate generation of a plasma between the face plate 246 of the showerhead assembly 242 and the heater pedestal 228. During a plasma-enhanced chemical vapor deposition process, the pedestal 228 may serve as a cathode for generating the RF bias within the chamber walls 202. The cathode is electrically coupled to an electrode power supply to generate a capacitive electric field in the deposition chamber 200. Typically an RF voltage is applied to the cathode while the chamber body 202 is electrically grounded. Power applied to the pedestal 228 creates a substrate bias in the form of a negative voltage on the upper surface of the substrate. This negative voltage is used to attract ions from the plasma formed in the chamber 200 to the upper surface of the substrate. The capacitive electric field forms a bias which accelerates inductively formed plasma species toward the substrate to provide a more vertically

oriented anisotropic filming of the substrate during deposition, and etching of the substrate during cleaning.

[0069] FIG. 3 depicts a simplified cross-sectional view of a substrate support of the exemplary Producer® reactor as a process chamber 200. The images in FIG. 3 are  
5 simplified for illustrative purposes and are not depicted to scale.

[0070] The support pedestal 228 comprises a substrate heater assembly 348, a base plate 352, and a back plane assembly 354. The back plane assembly 354 is coupled to a source 322 of substrate bias power, a controlled heater power supply 338, and a source 336 of a backside gas (e.g., helium (He)), as well as to a lift pin mechanism 356.  
10 During substrate processing, the support pedestal 228 supports a substrate 312 and controls the temperature and biasing of the substrate. The substrate 312 is generally a standardized semiconductor wafer, for example a 200mm or 300mm wafer.

[0071] The substrate heater assembly 348 comprises a body (heater member 332) and heater member 332 further comprises a plurality of embedded heating elements 358, a temperature sensor (e.g., thermocouple) 360, and a plurality of radio-frequency (RF) electrodes 362.  
15

[0072] The embedded heating elements 358 are coupled to the heater power supply 338. The temperature sensor 360 monitors, in a conventional manner, the temperature of the heater member 332. The measured temperature is used in a feedback  
20 loop to regulate the output of the heater power supply 338.

[0073] The embedded RF electrodes 362 couple the source 322 to the substrate 312, as well as to a plasma of the process gas mixture in the reaction volume. The source 322 generally comprises a RF generator 324 and a matching network 328. The generator 324 generally is capable of producing up to 5000 W of continuous or pulsed power at a  
25 frequency is a range from about 50 kHz to 13.6 MHz. In other embodiments, the generator 324 may be a pulsed DC power generator.

[0074] The temperature of the substrate 312 is controlled by stabilizing a temperature of the heater member 332. In one embodiment, the helium gas from a gas source 336 is provided via a gas conduit 366 to grooves (or, alternatively, positive dimples) 330 (shown  
30 using broken lines in FIG. 2 below) formed in the heater member 332 under the substrate 312. The helium gas provides a heat transfer between the heater member 332

and the substrate 312 and facilitates uniform heating of the substrate. Using such thermal control, the substrate 312 may be maintained at a temperature between about 200 and 800° C.

[0075] Figure 4 presents a perspective view of a portion of a deposition chamber 400.

5 The deposition chamber 400 includes a process kit 40 of the present invention, in one embodiment. A chamber body 402 is provided to define a substrate processing region 404, and for supporting various liners of the process kit 40. A wafer slit 406 is seen in the chamber body 402, defining a wafer pass through slit. In this manner, a substrate may be selectively moved into and out of the chamber 400. A substrate is not  
10 shown within the hollow chamber. The slit 406 is selectively opened and closed by a gate apparatus (not shown). The gate apparatus is supported by the chamber wall 402. The gate isolates the chamber environment during substrate processing.

[0076] The chamber body 402 is preferably fabricated from an aluminum oxide or other ceramic compound. Ceramic material is preferred due to its low thermal conductivity  
15 properties. The chamber body 402 may be cylindrical or other shape. The exemplary body 402 of Figure 4 has an outer polygonal profile, and a circular inner diameter. However, the present invention is not limited to any particular configuration or size of processing chamber.

[0077] As noted, the body 402 is configured to support a series of liners and other  
20 interchangeable processing parts. These processing parts are generally disposable, and come as part of a “process kit” 40 specific for a particular chamber application or configuration. A process kit may include a top pumping liner, a middle liner, a lower liner, a gas distribution plate, a gas diffuser plate, a heater, a shower head, or other parts. Certain liners may be formed integrally; however, it is preferred in some applications to  
25 provide separate liners that are stacked together to allow thermal expansion between the liners. Figure 7 provides a perspective view of a process kit 40 in one embodiment. The liners and other equipment of the process kit 40 are shown exploded above a deposition chamber 400. The chamber 400 of Figure 7 will be discussed in greater detail below.

[0078] Figure 5 shows a cutaway, perspective view of the illustrative deposition  
30 chamber 400 of Figure 4. The geometry of the chamber body 402 is more clearly seen, including side 408 and bottom 409 portions of the body 402. An opening 405 is formed

in the side portion 408 of the body 402. The opening 405 serves as a channel for receiving process gasses during a deposition, etching or cleaning process.

[0079] A substrate is not shown within the hollow chamber 404. However, it is understood that a substrate is supported within the hollow chamber 404 on a pedestal, such as pedestal 228 of Figure 2. The pedestal is supported by a shaft that extends through opening 407 in the bottom portion 409 of the body 402. In addition, it is understood that a gas processing system (not shown in FIG. 5) is provided for the chamber 400. An opening 478 is provided in the illustrative chamber 400 for receiving a gas conduit. The conduit delivers gas to gas box (seen at 472 in Figure 7). From there, gas is delivered into the chamber 404.

[0080] Certain parts of a process kit 40 for a deposition chamber are visible in Figures 4 and 5. These include a top pumping liner 410, a supporting C-channel liner 420, a middle liner 440 and a bottom liner 450. As noted, these liners 410, 420, 440 and 450 are shown and will be described in greater detail in connection with Figure 7, below. A seal member 427 is provided at an interface of the C-channel liner 420 with a pumping port liner 442, and at an interface of the pumping liner 410 with the pumping port liner 442, as will be also shown and described in greater detail in connection with Figure 6A, below.

[0081] Figure 6 shows another perspective view of the chamber body 402 of Figure 5. Reference numbers from Figure 5 are, in some instances repeated. Figure 6 is provided to highlight the two exposed areas from the cutaway view. These two cross-sectional areas are area 6A and area 6B. Features of the chamber 400 shown in areas 6A and 6B are seen more clearly in the respective enlarged cross-sectional views of Figure 6A and 6B. These features will also be described in detail below.

[0082] Figure 7 provides an exploded view of a chamber body portion 400. In this instance, the chamber body 400 represents a tandem processing chamber. An example is the Producer S chamber manufactured by Applied Materials, Inc. Various parts of a process kit 40 are seen arising from processing area 404 on right side of body 402.

[0083] The first item of equipment seen in the view of Figure 7 is a top cover 470. The top cover 470 is centrally located within the processing area 404, and protrudes through the chamber lid (not seen). The top cover 470 serves as a plate to support certain gas delivery equipment. This equipment includes a gas box 472 which receives gas through a gas supply conduit (not seen). (The conduit is inserted through opening 478 in the



bottom 409 of the chamber body 402, as seen in Figure 5). The gas box 472 feeds gas into a gas input 476. The gas input 476 defines an arm that extends over to the center of the top cover 470. In this way, processing and cleaning gases may be introduced centrally into the processing area 404 above the substrate.

5 [0084] An RF power is supplied to the gas box 472. This serves to generate plasma from the processing gases. A constant voltage gradient 474 is disposed between the gas box 472 and the gas input 476. The constant voltage gradient 474, or "CVG," controls the power level as the gas moves from the gas box 472 towards the grounded pedestal within the processing area 404.

10 [0085] Immediately below the top cover 470 is a blocker plate 480. The blocker plate 480 defines a plate concentrically placed below the top cover 470. The blocker plate 480 includes a plurality of bolt holes 482. The bolt holes 482 serve as a through-opening through which screws or other connectors may be placed for securing the blocker plate 480 to the top cover 470. A spacing is selected between the blocker plate 480 and  
15 the top cover 470. Gas is distributed in this spacing during processing, and then delivered through the blocker plate 480 by means of a plurality of perforations 484. In this way, processing gases may be evenly delivered into the processing area 404 of the chamber 400. The blocker plate 480 also provides a high pressure drop for gases as they are diffused.

20 [0086] Below the blocker plate 480 is a shower head 490. The shower head 490 is concentrically placed below the top cover 470. The shower head 490 includes a plurality of nozzles (not seen) for directing gases downward onto the substrate (not seen). A face plate 496 and isolator ring 498 are secured to the shower head 490. The isolator ring 490 electrically isolates the shower head 490 from the chamber body 402. The isolator  
25 ring 498 is preferably fabricated from a smooth and relatively heat resistant material, such as Teflon or ceramic.

[0087] Disposed below the shower head 490 is a top liner, or "pumping liner" 410. In the embodiment of Figure 7, the pumping liner 410 defines a circumferential body having a plurality of pumping holes 412 disposed there around. In the arrangement of Figure 7,  
30 the pumping poles 412 are equidistantly spaced apart. During a wafer processing process, a vacuum is pulled from a back side of the top liner 410, drawing gases through the pumping holes 412 and into a channel area 422 (seen more clearly in FIGS. 6A and 6B).

The pumping holes 412 provide the primary flow path for processing gases, as depicted in the schematic view of Figure 3.

[0088] Turning to the enlarged cross sectional views of Figures 6A and 6B, features of the top liner 410 can be more readily seen. Figure 6A provides an enlarged view of cross-sectional area 6A from Figure 6. Similarly, Figure 6B provides an enlarged view of area 6B from Figure 6. The pumping liner 410 is visible in each of these enlarged figures.

[0089] The pumping liner 410 defines a circumferential body 410', and serves to hold a plurality of pumping ports 412. In the arrangement of Figure 7, the pumping liner 410 includes an upper lip 414 on an upper surface area, and a lower shoulder 416 along a lower surface area. In one aspect, the upper lip 414 extends outwardly from the radius of the top liner 410, while the lower shoulder 416 extends radially inward. The upper lip 414 is circumferentially disposed. For this reason, the upper lip 414 is visible in both Figure 6A and Figure 6B. However, the lower shoulder 416 does not circumferentially encompass top liner 410, but is left open in the area of upper pumping port liner 442.

[0090] Returning to Figure 4, the chamber 400 next comprises a circumferential channel liner 420. In the arrangement of Figure 7, the liner 420 has a profile of an inverted "C". In addition, the liner 420 includes a channel portion 422. For these reasons, the liner 420 is designated as a "C-channel liner." The inverted "C" configuration is seen more clearly in the enlarged cross sectional view of Figure 6B.

[0091] Looking again at Figure 6B, the C-channel liner 420 has an upper arm 421, a lower arm 423, and an intermediate inner body 422. The upper arm 421 has an upper shoulder 424 formed therein. The upper shoulder 424 is configured to receive the upper lip 414 of the pumping liner 410. At the same time, the lower arm 423 is configured to receive the lower shoulder 416 of the top liner 410. This interlocking arrangement between the top liner 410 and the C-channel liner 420 provides a circuitous interface that substantially reduces unwanted parasitic pumping. In this way, as gases are exhausted from the processing area 404 of the chamber 400 and through the pumping holes 412 of the pumping liner 410, gas is preferentially evacuated through the channel portion 422 of the C-channel liner 420, and is not lost at the interfaces between the top liner 410 and the

[0092] It is to be noted that the interlocking relationship between the upper lip 414 of the pumping liner 410 and the upper shoulder 424 of the C-channel liner 420 is

illustrative only. Likewise, the interlocking relationship between the lower shoulder 416 of the pumping liner 410 and the lower lip 426 of the C-channel liner 420 is illustrative only. In this respect, it is within the scope of the present invention to include any interlocking arrangement between the pumping liner 410 and the C-channel liner 420 to inhibit parasitic pumping of processing, cleaning or etch gases. For example, and not by way of limitation, both the upper lip 414 and the lower shoulder 416 of the pumping liner 410 could be configured to extend outwardly from the radius of the top liner 410. In such an arrangement, the lower lip 426 of the C-channel liner 420 would be reconfigured to interlock with the lower shoulder 416 of the pumping liner 410.

10 [0093] In the process kit 40 arrangement of Figures 6A, 6B and 7, the upper shoulder 424 is circumferentially disposed along the upper arm 421. For this reason, the upper shoulder 424 is visible in both Figure 6A and Figure 6B. However, the lower lip 426 does not circumferentially encompass the C-channel liner 420, but is also left open in the area of the upper pumping port liner 442. Thus, a radial portion is left open to form a pumping port liner opening 429.

[0094] As indicated from the cutaway perspective view provided in Figure 6, areas 6A and 6B show opposite ends of the chamber 400. The cutaway end from area 6A includes gas exhaust ports, referred to as "pumping port liners" 442, 444. An upper pumping port liner 442 is provided below the channel portion 422 of the C-channel liner 420. A lower pumping port liner 444 is then provided in fluid communication with the upper port liner 442. Gas may then be exhausted out of the lower pumping port liner 444 and away from the processing chamber 400 by means of an exhaust system.

25 [0095] To further limit parasitic pumping at the area of the pumping port liners 442, 444, a seal member 427 is provided at the interface between the C-channel liner 420 and the upper pumping port liner 442, and at the interface between the top liner 410 and the upper pumping port liner 442. The seal member is visible at 427 in both Figure 7 and Figure 6B. Preferably, the seal member 427 defines a circular ring that encompasses the upper pumping port liner 442. The seal member 427 is preferably fabricated from a Teflon material or otherwise includes a highly polished surface. The seal 427 further enables the C-channel liner 420 to interlock with the pumping ports 442, 444 and to limit gas leakage.

[0096] Referring back to Figure 7, a middle liner 440 is next disposed below the C-channel liner 420. The middle liner 440 resides in the process area 404 at the level of the slit 432. It can be seen from Figure 7 that the middle liner 440 is a C-shaped liner, and is not circular. The open area in the middle liner 440 is configured to receive wafers as they are imported into the process chamber 400. The middle liner 440 can be partially seen in both Figure 6A and Figure 6B, residing below C-channel liner 420 and top liner 410.

[0097] Also visible in Figure 7 is a bottom liner 450. In the arrangement of Figure 7, the bottom liner 450 is disposed in the chamber 400 below the middle liner 440. The bottom liner 450 resides between middle liner 440 and bottom surface 409 of chamber 400.

[0098] It should be noted at this point that it is within the scope of the present invention to utilize a process kit wherein selected liners are integral to one another. For example, the middle liner 440 could be integrally formed with the bottom liner 450. Similarly, the top liner 410 could be integral to the C-channel liner 420. However, it again is preferred that the various liners, e.g., liners 410, 420, 440 and 450 be separate. This substantially reduces the risk of cracking induced by thermal expansion during heating processes. The employment of a separate but interlocking pumping liner 410 and C-channel liner 420 provides an improved and novel arrangement for a process chamber process kit.

[0099] Additional process kit items seen in Figure 7 include a filler member 430 and a pressure equalization port liner 436. The filler member 430 is placed around the middle 440 and bottom 450 liners in order to fill space between the outer diameters of these liners 440, 450 and the surrounding chamber body 402. The presence of the filler member 430 aides in channeling the collection of carbon residues behind the liners 440, 450 by keeping residues from forming behind the liners 440, 450.

[0100] It is noted that the filler member 430, like the middle liner 440, is not completely circumferential. In this respect, an open portion is retained in the filler member 430 to provide fluid communication between the two process chambers 404. The pressure equalization port liner 436 controls the fluid communication between the two process areas 404 by defining a sized orifice. The presence of the pressure equalization port liner 436 insures that pressures between the two process areas 404 remain the same.

[0101] It is also noted at this point that the filler member 430, the pressure equalization port liner 436, and the upper 442 and lower 444 pumping port liners are preferably coated with a highly smoothed material. An example is a shiny aluminum coating. Other materials provided with a very smooth surface, e.g., less than 15 Ar help reduce deposition accumulating on the surfaces. Such smooth materials may be polished aluminum, polymer coating, Teflon, ceramics and quartz.

[0102] To further aide in the reduction of deposition on chamber parts, a slit valve liner 434 is provided along the slit 432. The slit liner 434 is likewise preferably fabricated from a highly smoothed material such as those mentioned above.

[0103] It is preferred that during a deposition or etching process, the processing areas 404 be heated. To this end, a heater is provided with the pedestal for supporting wafers. A heater pedestal is seen at 462 in the chamber arrangement 400 of Figure 7. It is particularly preferred that the heater be actuated to temperatures in excess of 110° C during a plasma cleaning process. Alternatively, it is possible to use ozone as the cleaning gas, as ozone does not require plasma to disassociate. In instances where ozone is not used, it is particularly desirable to heat the chamber body, thereby increasing the cleaning rate.

[0104] Referring again to Figure 7, a pedestal assembly 460 is provided. The pedestal assembly 460 serves to support a substrate during processing. The pedestal assembly 460 includes not only the heater plate 462, but also a shaft 468, a pin lift 464 and a lift hoop 466 disposed there around. The pin lift 464 and lift hoop 466 aide in selectively raising the wafer above the heater plate 462. Pin holes 467 are disposed within the heater plate 462 to receive lift pins (not shown).

[0105] It is understood that the AFP<sup>TM</sup> chamber 400 of Figure 7 is illustrative, and that the improvements of the present invention are viable in any deposition chamber capable of performing PECVD. Thus, other embodiments of the inventions may be provided. For example, the pumping liner 410 may have an inner diameter that is smaller than the inner diameter of the C-channel liner 420. This reduced dimension for the top pumping liner 410 serves to reduce the inner diameter of the pumping port 405, thereby increasing velocity of gases moving out of the inner chamber 404 and through the pumping port 405. Increased gas velocity is desirable, as it reduces opportunities for carbonaceous residue buildup on chamber surfaces. It is also desirable that the liners be fabricated from a

material having a highly smooth surface. This serves to reduce amorphous carbon deposition from accumulating on the surface. Examples of such material again include polished aluminum, polymer coating, Teflon, ceramics, and quartz.

5 [0106] It is also noted that carbon builds up on colder surfaces faster than on warmer surfaces. Because of this phenomenon, carbon tends to preferentially build up on the pumping system associated with the deposition chamber. The pumping systems are preferably heated to a temperature greater than 80° C to reduce preferential build-up. Alternatively, or in addition, a cold trap can be integrated into the pumping system to collect unreacted carbon by-product. The cold trap can be cleaned or replaced at regular  
10 maintenance intervals.

**[0107] Shadow Ring**

[0108] The processing kit described above in Figures 1-7 may be modified in accordance with embodiments of the present invention to feature a shadow ring for inhibiting deposition of material on the bevel portion of a semiconductor workpiece.

15 [0109] Figure 8A shows a simplified cross-sectional view of an embodiment of a process kit featuring an embodiment of a shadow ring in accordance with the present invention. Figure 8B shows a simplified cut-away perspective view of the shadow ring of Figure 8A. Figure 8C shows a simplified plan view of the process kit of Figure 8A. Figure 8D shows a simplified and enlarged perspective sectional view of the shadow ring  
20 of Figure 8A.

[0110] As shown in Figures 8A-D, shadow ring 880 includes overhanging portion 880a extending for lateral distance X over the edge of wafer 882 supported on heater/support 828 including embedded electrode 862. Shadow ring 880 is configured such that overhanging portion 880a is separated from the wafer 882 by a vertical distance Y.

25 [0111] The center of the upper surface of heater/support 828 defines recessed heater 828b configured to receive end position wafer 882. A detailed description of one embodiment of a "tight pocket" heater ("TP Htr") design may be found in nonprovisional U.S. patent application no. 10/684,054, filed October 10, 2003 and incorporated by reference herein for all purposes.

[0112] The edge of the upper surface of heater/support 828 defines recess 828a that is configured to receive vertical tab 880c projecting from the underside of ring 880. Mating between vertical tab 880c and recess 828c helps align shadow ring on heater/support 828.

5 [0113] Heater/support 828 also features tab 880d projecting in the horizontal direction from its edge. Modified pumping liner 810 defines channel 810a configured to receive tab 880d, thereby allowing movement of shadow ring 880 in the vertical direction.

[0114] Specifically, wafer 882 is initially loaded onto heater/support 828, where pocket 828b ensures the specific positioning of the wafer thereon. Next, heater/support 828 rises, such that recess 828c engages and mates with vertical tabs 880c on the underside of shadow ring 880, thereby ensuring proper alignment between the shadow ring and the wafer positioned within the pocket.

[0115] Once the wafer heater/support has risen to the processing position, gases are flowed into the chamber through an overlying showerhead (not shown), and reactive by-products exhausted through orifices (not shown) in modified pumping liner 810.

15 [0116] Upon completion of deposition, wafer heater/support 828 is lowered, and tab 880d of shadow ring 880 comes to rest on the lip defined by the bottom of vertical channel defined by the pumping liner 810. Once disengaged from shadow ring 880, wafer heater/support continues to lower in order to make the wafer available for transfer to the next processing stage.

20 [0117] The chemical vapor deposition of APF™ and other materials may take place in conjunction with the formation of an energized plasma. The presence of this plasma in the processing chamber can create a sufficient potential difference between the wafer and the overlying shadow ring to give rise to arcing events that can damage the wafer.

[0118] Accordingly, embodiments of shadow rings of the present invention should be designed to balance the need to avoid bevel deposition against the need to minimize such arcing events. Figures 8E-F show simplified plan views illustrating various dimensions (in inches) of one embodiment of a shadow ring in accordance with the present invention, for use in the deposition of APF™ material upon a 300mm diameter substrate. Figures 8G-H show simplified cross-sectional views illustrating dimensions of the embodiment of the shadow ring of Figures 8E-F.

30

[0119] Typically, the deposition of APF™ material involves the application of RF power to the chamber of between about 800-1200 W for a wafer having a diameter of 200mm, and between about 1400-1800 W for a wafer having a diameter of 300mm. The lateral overhang distance X may range from between about 0.8-2.0 mm, and the vertical spacing distance Y may be 0.0045" to +/- 0.003". The precise optimal dimensional ranges may vary for other embodiments of shadow rings configured to inhibit deposition of material on the wafer bevel under different conditions.

[0120] Figure 9A plots mean thickness and uniformity for a batch of twenty-five wafers bearing a layer of APF™ deposited utilizing an embodiment of a shadow ring in accordance with the present invention. Figure 9A shows these characteristics of materials deposited utilizing the apparatus of Figure 9A to be consistent from wafer-to-wafer.

[0121] Figure 9B plots particle contamination adders of two different sizes for the wafer of the batch of Figure 9A. Figure 9B shows that use of the shadow ring did not result in substantial contamination of the wafer.

[0122] Figure 9C plots thickness of a deposited film versus distance from the center of the wafer of Figure 9A. Figure 9C shows that as compared with deposition equipment for the best known method (BKM) lacking the shadow ring, a reduction in the thickness of material deposited at the wafer edge was observed.

[0123] Embodiments of shadow rings in accordance with the present invention may assume a variety of shapes, be constructed from different materials, and maintained at different electrical states. The following TABLE summarizes the results of depositing of a dielectric anti-reflective coating (DARC) of silicon oxynitride upon a 300mm diameter wafer, utilizing shadow rings exhibiting the physical characteristics shown in simplified cross-section in Figures 10AA-10AE.



TABLE

Anod. Al = grounded anodized aluminum

Al<sub>2</sub>O<sub>3</sub> = aluminum oxide

Shadow Ring Figure	10AA	10BA	10CA	10DA	10EA	
X - hot (mil)	53	53	73	73	73	
Distance from wafer center to start of overhang - cold (mil)	7716	7716	7665	7665	7665	
Shadow Ring Composition	Anod. Al	Anod. Al	Anod Al.	Al <sub>2</sub> O <sub>3</sub>	Al <sub>2</sub> O <sub>3</sub>	
Overhang Incline (degrees)	+10	-10	+10	+10	+90	
Thickness of SiON DARC Deposited at a Radial Distance of (mm):	-99.8	20	116	15	0	0
	-98.9	116	202	46	14	117
	-98.0	392	304	373	174	338
	-97.1	441	382	431	399	469
	-96.2	467	437	461	445	559
	+96.2	454	408	424	461	463
	+97.1	426	350	349	436	328
	+98.0	362	267	20	382	72
	+98.9	20	166	11	56	0
+99.8	0	0	0	11	0	
Line Scan Mean Thickness (Å) (3mm Edge Exclusion)	508	508	508	504	714	
Std Dev./Mean (%) (3mm Edge Exclusion)	2.1	3.6	3.1	2.3	4.7	
(Max-Min)/2x Mean (%) (All Points)	49.4	51.7	50.5	51.6	53.5	
(Max-Min)/2x Mean (%) (3mm Edge Exclusion)	8.8	16.3	16.3	11.0	18.8	

[0124] The DARC material was formed by plasma-assisted chemical vapor deposition involving silane, N<sub>2</sub>O, and helium gases. Figures 10AB-10EB plot thickness of deposited material versus radial distance for the shadow rings of Figures 10AA-EA, respectively.

[0125] The TABLE and Figures 10AB-10EB reveal that the highest mean uniformity of the deposited DARC layer was achieved with the inclined anodized aluminum shadow ring of Figure 10AA, which extended the shortest distance (53 mil) over the wafer periphery. The simple experiment of inverting this shadow ring design (FIG. 10BA) resulted in increased nonuniformity of deposited material.

[0126] Utilizing an inclined anodized aluminum shadow ring modified to extend further over the wafer periphery (FIG. 10CA), resulted in a deposited film having less uniformity than one deposited utilizing the shadow ring of Figure 10AA. This was believed to be due to the loss of distance available for deposition from the edge of the shadow ring to the

3mm edge exclusion boundary. Specifically, material formed within this "lost" distance utilizing the shortened shadow ring, may allow the deposited layer to approach mean thickness values prior to reaching the 3mm edge exclusion boundary, thereby enhancing thickness uniformity.

5 [0127] The composition and electrical state of the shadow ring may also affect the quality of deposition of material. Deposition utilizing each of the shadow rings of Figures 10AA-10CA occurred utilizing a shadow ring comprising conductive anodized aluminum in electrical communication with ground. By contrast, deposition utilizing the shadow rings of Figures 10D-E occurred utilizing a shadow ring comprising a dielectric  
10 material - aluminum oxide ( $Al_2O_3$ ).

[0128] While embodiments of shadow rings in accordance with the present invention may comprise conducting or dielectric materials, a grounded shadow ring bearing at least an electrically conducting surface may improve uniformity of deposited material. Specifically, such a grounded conducting shadow ring would not substantially alter the  
15 shape of the electromagnetic field overlying the wafer surface. In this manner, a grounded conducting shadow ring could serve as a purely physical barrier to deposition of material on wafer bevel portions. By contrast, a shadow ring comprising dielectric material could alter the shape of the electromagnetic field overlying edge regions of the wafer, thereby affecting uniformity of the plasma and the material deposited therefrom.

20 [0129] Embodiments of shadow rings in accordance with the present invention may be constructed from a variety of materials. Examples of such materials include aluminum, anodized aluminum, aluminum oxide, aluminum nitride, quartz, and other materials such as alloys of nickel such as ICONEL™ and Hastelloy. In accordance with certain  
25 embodiments, a shadow ring may comprise a composite of materials, for example a dielectric core bearing a conductive surface such as nickel formed by electroplating and/or flame spraying.

[0130] Finally, use of an extended aluminum oxide shadow ring having a blunt, rather than inclined, end (FIG. 10EA) resulted in the lowest value of thickness uniformity. This is likely attributable to the effect of the blunt end obstructing processing gases from  
30 reaching non-shadowed wafer regions proximate to the edge of the shadow ring. The inclined edge of the shadow ring designs of Figures 10AA and 10CA enhances the flow

of gases to such non-shadowed regions, thereby promoting deposition in those regions of material having a thickness comparable other non-shadowed regions.

[0131] Embodiments in accordance with the present invention are not limited to the specific support mechanism shown in Figures 8A-D. Figure 11A shows a simplified perspective cut-away view of another alternative embodiment of a shadow ring in accordance with the present invention, positioned within a pumping liner. Figure 11B shows an enlarged simplified perspective cut-away view of the shadow ring of Figure 11A. The design of Figures 11A-B is similar to that shown in Figures 8A-H, except that when not in use, shadow ring 1180 is supported by bare aluminum fingers 1190 rather than by a lip of a vertical channel present in the pumping liner.

[0132] Embodiments of shadow rings in accordance with the present invention may include other types of features. For example, as described above, the wafer heater heater/support includes an embedded electrode. This embedded electrode is responsible for generating an electrical field that imparts directionality to charged species present within the reaction chamber.

[0133] As also shown in Figures 3 and 8A, the embedded electrode extends for a distance beyond the expected edge of the supported wafer. This is because the electric field associated with the electrode edge does not exhibit planar shape and intensity. By extending the electrode, these field nonuniformities associated with the electrode edge are moved beyond the wafer edge, thereby ensuring more uniformity of deposited materials.

[0134] As further shown in Figure 8A, a portion of the shadow ring in accordance with an embodiment of the present invention also overlies the embedded electrode, and its permeability can undesirably alter the shape and intensity of the electric field generated therefrom

[0135] Therefore, an alternative embodiment of a shadow ring in accordance with the present invention features gaps between the overhang portion and the edge portion in order to help maintain uniformity of the electric field over the wafer edge.

[0136] Figure 12A shows a simplified cross-sectional view of an embodiment of such a "webbed" shadow ring in accordance with the present invention. Figure 12B shows a perspective view of the shadow ring of Figure 12A.

[0137] Webbed shadow ring 980 is similar to that shown in Figures 8A-D, and features horizontal tabs 980a and vertical tabs 980b configured to mate with recessed features of pumping liner 910 and wafer support 928, respectively. However, webbed shadow ring 980 features gaps 980c between overhang portion 980d and edge portions 980e, with portions 980d and 980e maintained in physical contact by intervening spar portions 980f.

[0138] Figure 12C plots thickness of deposited material versus radial distance for a shadow ring of Figure 12A. The presence of gaps 980c help to ensure the uniformity of the magnetic field at edge regions of the wafer, and hence the uniformity of material deposited in non-shadowed edge regions.

[0139] Figure 13 shows a simplified cross-sectional view of yet another embodiment of a shadow ring design in accordance with the present invention. Specifically, overhanging portion 1380a of shadow ring 1380 features one or more projections 1380b on its underside. Projections 1380b make physical contact with the underlying wafer 1382.

[0140] Use of a shadow ring of the type shown in Figure 13 may enhance processing according to a number of possible mechanisms. The projection may serve as a physical spacer, ensuring that the narrow but minimum required spacing is present between the overhang portion of the shadow ring and the underlying wafer. In this role as a physical spacer, the projection may thus allow for relaxation of tolerance limits that must otherwise take into account inherent variation in wafer and ring thickness profiles, thereby allowing even closer spacing of the shadow ring with the wafer.

[0141] The presence of the projection may also establish electrical contact between the shadow ring and the underlying wafer. By maintaining the shadow ring and the wafer at the same electrical potential, unwanted arcing events between the shadow ring and the wafer giving rise to processing nonuniformity may be reduced or eliminated.

[0142] Projection 1380b is designed to contact substrate 1382 only in excluded edge regions 1382a. Thus any possible contamination arising from physical contact between the shadow ring 1380 and the underlying wafer 1382 should not affect wafer yield.

[0143] In accordance with one embodiment of the present invention, a shadow ring for deposition of material on a 300mm wafer comprised AlN having three projections of a diameter of 0.05" +/- 0.01" and a height of 0.0045", with a tolerance between +0.0002" and -0.0001". An embodiment of a shadow ring in accordance with the present invention would feature at least three projections, with a greater number possible.

**[0144] Edge Purge Heater**

**[0145]** The processing kit described above may be modified in accordance with embodiments of the present invention to feature an edge purge heater feature. This involves a heater structure modified to flow purge gases to edge portions of the substrate in order to inhibit deposition of material on bevel portions.

**[0146]** Figure 14A shows a simplified cross-sectional view of a heater featuring an edge purge gas system in accordance with an embodiment of the present invention. Figure 14B shows a simplified enlarged cross-sectional view of the heater of Figure 14A.

**[0147]** Figures 14A-B show heater/support 1400 located in chamber 1402 underneath gas distribution showerhead 1404. Substrate 1406 is positioned upon support 1400 within a pocket defined by a surrounding edge ring 1408. Heater 1400 is configured to include channel 1400a for flowing purge gases 1410 to the base of edge ring 1408, between edge ring 1408 and the edge of the substrate. By directing an outward flow of purge gas along the wafer edge, the flow of processing gas to edge/bevel regions of the substrate is impeded, and deposition of materials in these edge regions lessened or eliminated.

**[0148]** Figure 14C plots thickness of deposited DARC material versus position on a wafer supported by the heater structure of Figure 14A, for various flow rates of nitrogen purge gas to the edge ring. Figure 14D plots thickness of deposited DARC material versus position on a wafer supported by the heater structure of Figure 14A, for various flow rates of helium purge gas to the edge ring.

**[0149]** While the above description has focused upon use of the referenced techniques to reduce deposition of a layer of silicon oxynitride DARC or APF™ on the bevel of a wafer, embodiments in accordance with the present invention are not limited to this particular application. For example, films exhibiting a low dielectric constant (K) have found increasing use in such applications as shallow trench isolation (STI), pre-metal dielectric (PMD), and inter-metal dielectric (IMD).

**[0150]** The formation of such low K films may involve the deposition of silicon oxide incorporating substantial amounts of carbon. One such low K film is known as BLACK DIAMOND™ sold by Applied Materials, Inc. of Santa Clara, California.

**[0151]** Another type of low K film features carbon-containing molecules as porogens in as-deposited form. Annealing subsequent to deposition liberates the porogens, leaving

behind nanopores which reduce the dielectric constant of the film. One example of such a nanoporous film is described in U.S. patent no. 6,541,367, incorporated by reference herein for all purposes.

5 [0152] Enhanced deposition on the wafer bevel has been observed during the plasma-assisted CVD formation processes for both of these films. Embodiments of methods and apparatuses in accordance with the present invention may therefore be utilized to reduce bevel deposition of these and other types of carbon-containing low K films.

[0153] While the above is a complete description of specific embodiments of the present invention, various modifications, variations, and alternatives may be employed.  
10 These equivalents and alternatives are included within the scope of the present invention. Therefore, the scope of this invention is not limited to the embodiments described, but is defined by the following claims and their full scope of equivalents.

WHAT IS CLAIMED IS:

1                   1.       A method of chemical vapor depositing a material upon a  
2 workpiece, the method comprising:  
3                    positioning a shadow ring featuring an inclined overhang portion overlying  
4 edge regions of a substrate supported within a processing chamber, the shadow ring  
5 extending a distance of between about 0.8-2.0 mm over the edge regions and separated  
6 from the edge regions by a gap of about 0.0045" +/- 0.003";  
7                    flowing a processing gas to the chamber; and  
8                    applying energy to the chamber to generate a plasma therein, such that  
9 reaction of the processing gases results in deposition of a material outside the edge  
10 regions.

1                   2.       The method of claim 1 wherein:  
2                    positioning the shadow ring comprises positioning the shadow ring over a  
3 workpiece having a diameter of 200mm;  
4                    flowing the processing gas comprises flowing a hydrocarbon having a  
5 general formula of  $C_xH_y$ , where x is between 2-4 and y is between 2-10; and  
6                    applying energy comprises applying RF energy having a power of between  
7 about 800-1200 W to deposit an amorphous carbon material.

1                   3.       The method of claim 1 wherein:  
2                    positioning the shadow ring comprises positioning the shadow ring over a  
3 workpiece having a diameter of 300mm;  
4                    flowing the processing gas comprises flowing a hydrocarbon having a  
5 general formula of  $C_xH_y$ , where x is between 2-4 and y is between 2-10; and  
6                    applying energy comprises applying RF energy having a power of between  
7 about 1400-1800 W to deposit an amorphous carbon material.

1                   4.       The method of claim 1 wherein:  
2                    flowing the processing gas comprises flowing a nitrogen-containing gas;  
3 and  
4                    applying the energy results in the deposition of a dielectric anti-reflective  
5 coating (DARC) material comprising silicon oxynitride.

1                   5.       The method of claim 1 wherein:

2                   flowing the processing gas comprises flowing a carbon-containing  
3 processing gas; and  
4                   applying the energy comprises results in the deposition of a carbon-  
5 containing silicon oxide material.

1                   6.       The method of claim 5 wherein:  
2                   flowing the carbon-containing processing gas comprises flowing a  
3 porogen; and  
4                   the method further comprises annealing the carbon-containing silicon  
5 oxide to liberate the porogen.

1                   7.       The method of claim 1 wherein the shadow ring is in physical  
2 contact in at least one location with an edge exclusion region of the workpiece.

1                   8.       The method of claim 1 wherein the shadow ring defines gaps to  
2 promote uniformity of an electric field overlying the substrate and produced by an  
3 embedded substrate support electrode.

1                   9.       A method of chemical vapor depositing a dielectric film, the  
2 method comprising:  
3                   positioning a substrate upon a support within a processing chamber;  
4                   flowing a purge gas through the support to edge regions of the substrate;  
5                   flowing a processing gas to the chamber; and  
6                   applying energy to the chamber to generate a plasma therein, such that the  
7 purge gas flow impedes a flow of processing gas to the edge regions and inhibits  
8 deposition of a dielectric material in the edge regions.

1                   10.     The method of claim 9 wherein flowing the purge gas comprises  
2 flowing at least one of helium, argon, and nitrogen.

1                   11.     The method of claim 9 wherein flowing the processing gas  
2 comprises flowing a carbon-containing material.

1                   12.     An apparatus for depositing dielectric material on a workpiece, the  
2 apparatus comprising:



3 a vertically moveable substrate support positioned within a processing  
4 chamber;

5 an energy source configured to apply energy to the processing chamber in  
6 order to generate a plasma therein;

7 a pumping liner defining an exhaust orifice and a vertical channel;

8 a shadow ring comprising an overhang portion configured to extend a  
9 distance of about 0.8 - 2.0 mm over the edge regions and be separated from the edge  
10 regions by a gap of about 0.0045" +/- .003" when the substrate support rises to engage the  
11 shadow ring.

1 13. The apparatus of claim 12 wherein the substrate support defines a  
2 recess in an upper surface, and the shadow ring comprises a projection configured to mate  
3 with the recess.

1 14. The apparatus of claim 12 wherein the shadow ring defines gaps to  
2 promote uniformity of an electric field overlying the substrate and produced by a  
3 substrate support electrode.

1 15. The apparatus of claim 12 wherein the shadow ring comprises a  
2 dielectric material.

1 16. The apparatus of claim 15 wherein the dielectric material  
2 comprises at least one of aluminum oxide, aluminum nitride, and quartz.

1 17. The apparatus of claim 12 wherein the shadow ring comprises an  
2 electrically conducting material.

1 18. The apparatus of claim 17 wherein the shadow ring is grounded.

1 19. The apparatus of claim 18 wherein the shadow ring comprises a  
2 dielectric core bearing an electrically conducting surface.

1 20. The apparatus of claim 19 wherein the electrically conducting  
2 surface comprises one of an electroplated and a flame sprayed metal.

1                   21.    The apparatus of claim 12 wherein a lower surface of the overhang  
2 portion comprises a projection configured to contact an edge exclusion region of the  
3 workpiece.

1                   22.    The apparatus of claim 12 wherein an upper surface of the  
2 overhang portion comprises an incline configured to direct a flow of processing gases  
3 toward the substrate.




FIG. 1




FIG. 2






FIG. 3




**FIG. 4**




**FIG. 5**

5/22



**FIG. 6**



**FIG. 6A**




FIG. 7






FIG. 6B



7/22




**FIG. 8A**




**FIG. 8B**

SUBSTITUTE SHEET (RULE 26)

8/22



**FIG. 8C**



**FIG. 8D**  
SUBSTITUTE SHEET (RULE 26)

FIG. 8E




FIG. 8F




FIG. 8G





FIG. 8H



SUBSTITUTE SHEET (RULE 26)

FIG. 9A




FIG. 9B







FIG. 9C






**FIG. 10AA**

DARC Film Thickness vs. Position Across Wafer Using Sloped Aluminum Shadow Ring w/ Larger I.D., #E-2 (225 pt Scan, 0.2 mm EE)




**FIG. 10AB**




**FIG. 10BA**

DARC Film Thickness vs. Position Across Wafer Using Sloped Aluminum Shadow Ring w/ Larger I.D., #E-2, Run Upside Down (225 pt Scan, 0.2 mm EE)




**FIG. 10BB**




**FIG. 10CA**

DARC Film Thickness vs. Position Across Wafer Using Sloped Aluminum Shadow Ring, #E-1  
(225 pt Scan, 0.2 mm EE)




**FIG. 10CB**




**FIG. 10DA**

DARC Film Thickness vs. Position Across Wafer Using Sloped Ceramic Shadow Ring (225 pt Scan, 0.2 mm EE)




**FIG. 10DB**






**FIG. 10EA**




**FIG. 10EB**

16/22



**FIG. 11A**



**FIG. 11B**








FIG. 12C  
SUBSTITUTE SHEET (RULE 26)




**FIG. 13**

19/22




**FIG. 14A**




**FIG. 14B**

SUBSTITUTE SHEET (RULE 26)



**FIG. 14C**



**FIG. 14D**

22/22




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 15D




FIG. 15E




FIG. 15F




FIG. 15BA




FIG. 15CA



FIG. 15DA




FIG. 15FA



**INTERNATIONAL SEARCH REPORT**

national Application No PCT/US2005/007521
--

**A. CLASSIFICATION OF SUBJECT MATTER**  
 IPC 7 C23C16/458 C23C16/509

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**  
 Minimum documentation searched (classification system followed by classification symbols)  
 IPC 7 C23C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)  
 EPO-Internal

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	WO 93/13241 A (GENUS, INC) 8 July 1993 (1993-07-08) page 4, line 1 - line 11 page 20, line 19 - line 21 page 36, line 14 - page 37, line 21	1-22
Y	US 6 149 730 A (MATSUBARA ET AL) 21 November 2000 (2000-11-21) column 7, line 19 - column 9, line 60	1-11,14
Y	US 5 855 681 A (MAYDAN ET AL) 5 January 1999 (1999-01-05) cited in the application column 12, line 53 - line 65 column 15, line 40 - column 16, line 10 column 18, line 5 - line 26	12-22
	----- -/--	

Further documents are listed in the continuation of box C.       Patent family members are listed in annex.

° Special categories of cited documents :

*A* document defining the general state of the art which is not considered to be of particular relevance	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
*E* earlier document but published on or after the international filing date	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
*O* document referring to an oral disclosure, use, exhibition or other means	*Z* document member of the same patent family
*P* document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search  21 June 2005	Date of mailing of the international search report  08/07/2005
---	--

Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer  EkhuIt, H
--	-------------------------------------

## INTERNATIONAL SEARCH REPORT

national Application No  
PCT/US2005/007521

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2003/217693 A1 (RATTNER MICHAEL B ET AL) 27 November 2003 (2003-11-27) paragraphs '0045!, '0046! -----	18-21
Y	US 6 521 292 B1 (YUDOVSKY JOSEPH ET AL) 18 February 2003 (2003-02-18) column 3, line 27 - line 34; figure 6 column 4, line 17 - line 25 -----	13,15,16
Y	US 2003/091938 A1 (FAIRBAIRN KEVIN ET AL) 15 May 2003 (2003-05-15) cited in the application paragraphs '0027! - '0029!, '0034! - '0036! -----	2,3
Y	US 6 541 367 B1 (MANDAL ROBERT P) 1 April 2003 (2003-04-01) cited in the application column 16, line 39 - line 50 column 18, line 17 - line 62 -----	5,6

# INTERNATIONAL SEARCH REPORT

Information on patent family members

national Application No PCT/US2005/007521
--

Patent document cited in search report	A	Publication date	Patent family member(s)	Publication date
WO 9313241	A	08-07-1993	WO 9313241 A1 US 5447570 A	08-07-1993 05-09-1995
US 6149730	A	21-11-2000	JP 3116904 B2 JP 11176820 A	11-12-2000 02-07-1999
US 5855681	A	05-01-1999	DE 69730097 D1 EP 0843340 A2 JP 10154739 A	09-09-2004 20-05-1998 09-06-1998
US 2003217693	A1	27-11-2003	NONE	
US 6521292	B1	18-02-2003	JP 2004519089 T TW 508664 B WO 0213239 A2	24-06-2004 01-11-2002 14-02-2002
US 2003091938	A1	15-05-2003	US 6573030 B1 US 2005112509 A1 EP 1154468 A2 JP 2002194547 A TW 225274 B US 2002001778 A1 JP 2002012972 A US 2002086547 A1	03-06-2003 26-05-2005 14-11-2001 10-07-2002 11-12-2004 03-01-2002 15-01-2002 04-07-2002
US 6541367	B1	01-04-2003	EP 1119035 A2 JP 2001298023 A SG 102601 A1 TW 472322 B US 2002142585 A1 US 2002197849 A1 US 2003211728 A1 US 2004235291 A1	25-07-2001 26-10-2001 26-03-2004 11-01-2002 03-10-2002 26-12-2002 13-11-2003 25-11-2004