

CORRECTED VERSION

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
29 June 2017 (29.06.2017)



(10) International Publication Number
WO 2017/111848 A8

- (51) International Patent Classification: H01L 29/78 (2006.01) H01L 21/336 (2006.01)
- (21) International Application Number: PCT/US2015/000414
- (22) International Filing Date: 24 December 2015 (24.12.2015)
- (25) Filing Language: English
- (26) Publication Language: English
- (71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95054 (US).
- (72) Inventors: MOHAPATRA, Chandra, S.; 150 NE 57th Avenue, Hillsboro, OR 97124 (US). GLASS, Glenn, A.; 5009 NW 124th Avenue, Portland, OR 97229 (US). MURTHY, Anand, S.; 10934 NW Lucerne Court, Portland, OR 97229 (US). JAMBUNATHAN, Karthik; 2226 NW Thorncroft Drive Apt. 528, Hillsboro, OR 97124 (US). RACHMADY, Willy; 10945 SW Nutcracker Court, Beaverton, OR 97007 (US). DEWEY, Gilbert; 15530 NW Norwich Street, Beaverton, OR 97006 (US). GHANI, Tahir; 14191 NW Stonebridge Drive, Portland, OR 97229 (US). KAVALIEROS, Jack, T.; 3734 NW Bronson Crest Loop, Portland, OR 97229 (US).
- (74) Agent: BRODSKY, Stephen, I.; Finch & Maloney PLLC, Gateway One, 50 Commercial Street - Suite 300, Manchester, New Hampshire 03101 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— of inventorship (Rule 4.17(iv))

[Continued on next page]

(54) Title: TRANSISTOR INCLUDING TENSILE-STRAINED GERMANIUM CHANNEL




FIG. 3

(57) Abstract: Techniques are disclosed for forming transistor structures including tensile-strained germanium (Ge) channel material. The transistor structures may be used for either or both of n-type and p-type transistor devices, as tensile-strained Ge has very high carrier mobility properties suitable for both types. Thus, a simplified CMOS integration scheme may be achieved by forming n-MOS and p-MOS devices included in the CMOS device using the techniques described herein. In some cases, the tensile-strained Ge may be achieved by epitaxially growing the Ge material on a group III-V material having a lattice constant that is higher than that of Ge and/or by applying a macroscopic 3-point bending to the die on which the transistor is formed. The techniques may be used to form transistors having planar or non-planar configurations, such as finned configurations (e.g., finFET or tri-gate) or gate-all-around (GAA) configurations (including at least one nanowire).

WO 2017/111848 A8



Published:

— *with international search report (Art. 21(3))*

(15) Information about Correction:

see Notice of 21 September 2017

(48) Date of publication of this corrected version:

21 September 2017