

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
4 December 2008 (04.12.2008)

PCT

(10) International Publication Number
WO 2008/147383 A1

(51) International Patent Classification:
H01L 21/336 (2006.01) *H01L 21/00* (2006.01)

(21) International Application Number:
PCT/US2007/020956

(22) International Filing Date:
28 September 2007 (28.09.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/940,183 25 May 2007 (25.05.2007) US
11/904,470 26 September 2007 (26.09.2007) US

(71) Applicant (for all designated States except US): **CY-PRESS SEMICONDUCTOR CORPORATION** [US/US]; 198 Champion Court, San Jose, CA 95134-1709 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **POLISHCHUK, Igor** [US/US]; 637 Amberfield Terrace, Fremont, CA 94536 (US). **LEVY, Sagy** [IL/US]; 1139 Parkington Avenue, Sunnyvale, CA 94087 (US). **RAMKUMAR, Krishnaswamy** [US/US]; 1193 Lynbrook Way, San Jose, CA 95129 (US).

(74) Agents: **OVANEZIAN, Daniel, E.** et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 1279 Oakmead Parkway, Sunnyvale, CA 94085-4040 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

(54) Title: NONVOLATILE CHARGE TRAP MEMORY DEVICE HAVING <100> CRYSTAL PLANE CHANNEL ORIENTATION




FIG. 4

(57) Abstract: A nonvolatile charge trap memory device and a method to form the same are described. The device includes a channel region having a channel length with <100> crystal plane orientation. The channel region is between a pair of source and drain regions and a gate stack is disposed above the channel region.

Nonvolatile Charge Trap Memory Device Having $\langle 100 \rangle$ Crystal Plane Channel Orientation

CROSS REFERENCE TO RELATED APPLICATIONS

[0001] This application claims the benefit of U.S. Provisional Application No. 60/940,183, filed May 25, 2007, which is hereby incorporated by reference.

TECHNICAL FIELD

[0002] The invention is in the field of Semiconductor Devices.

BACKGROUND

[0003] For the past several decades, the scaling of features in integrated circuits has been a driving force behind an ever-growing semiconductor industry. Scaling to smaller and smaller features enables increased densities of functional units on the limited real estate of semiconductor chips. For example, shrinking transistor size allows for the incorporation of an increased number of memory devices on a chip, lending to the fabrication of products with increased capacity. The drive for ever-more capacity, however, is not without issue. The necessity to optimize the performance of each device, e.g. optimizing drive current for each device, becomes increasingly significant due to power management concerns.

[0004] Nonvolatile charge trap memory devices are typically fabricated on silicon wafers having a $\langle 100 \rangle$ crystal plane orientation orthogonal to the surface of the wafer. Figures 1A-B illustrate a top-down view and a magnified cross-sectional view, respectively, of a conventional nonvolatile charge trap memory device.

[0005] Referring to Figure 1A, a silicon wafer 100 has a $\langle 100 \rangle$ crystal plane orientation orthogonal to the surface of the wafer (i.e. $\langle 100 \rangle$ orientation in the z-direction). A notch 102 is cut into silicon wafer 100 to provide an alignment mark during semiconductor processing. Conventional silicon wafers, such as silicon wafer 100, incorporate a notch oriented with the $\langle 110 \rangle$ crystal plane. That is, notch 102 is oriented to provide $\langle 110 \rangle$ orientation in both the x- and the y-directions. Semiconductor devices are typically fabricated along either the x- or the y-direction and thus have channel regions having channel lengths with $\langle 110 \rangle$ crystal plane orientation. For example, referring again to Figure 1A, an active region 104 is formed

in silicon wafer 100 and is oriented along the x-direction. A gate stack 106 is oriented along the y-direction and overlaps active region 104, forming a semiconductor device.

[0006] Figure 1B is a magnified cross-sectional view of the semiconductor device of Figure 1A taken along the a-a' axis, i.e. the $\langle 100 \rangle$ z-direction is now shown in the plane of the paper. Referring to Figure 1B, source and drain regions 108 are formed in active region 104 on either side of gate stack 106. A channel region 112 is thus defined in active region 104, in between source and drain regions 108 and underneath gate stack 106. Channel region 112, which has a channel length along the x-direction between source and drain regions 108, has $\langle 110 \rangle$ crystal plane orientation along the channel length as a result of the orientation of gate stack 106 with active region 104. However, a $\langle 110 \rangle$ crystal plane orientation for channel region 112 may not be optimal for a semiconductor device that incorporates channel region 112.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] Figure 1A illustrates a top-down view of a conventional nonvolatile charge trap memory device.

[0008] Figure 1B illustrates a magnified cross-sectional view of a conventional nonvolatile charge trap memory device.

[0009] Figure 2A illustrates a top-down view of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0010] Figure 2B illustrates a magnified cross-sectional view of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0011] Figure 3 illustrates a cross-sectional view of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0012] Figure 4 illustrates a cross-sectional view of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0013] Figure 5A illustrates a cross-sectional view representing a step in the formation of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0014] Figure 5B illustrates a cross-sectional view representing a step in the formation of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0015] Figure 5C illustrates a cross-sectional view representing a step in the formation of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0016] Figure 5D illustrates a cross-sectional view representing a step in the formation of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0017] Figure 5E illustrates a cross-sectional view representing a step in the formation of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0018] Figure 5F illustrates a cross-sectional view representing a step in the formation of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0019] Figure 5G illustrates a cross-sectional view representing a step in the formation of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0020] Figure 5H illustrates a cross-sectional view representing a step in the formation of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0021] Figure 5I illustrates a cross-sectional view representing a step in the formation of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0022] Figure 6 is a plot 600 of drive current as a function of transistor width for a nonvolatile charge trap memory device having $\langle 100 \rangle$ crystal plane channel orientation compared with a nonvolatile charge trap memory device having $\langle 110 \rangle$ crystal plane channel orientation, in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION

[0023] A nonvolatile charge trap memory device and a method to form the same is described herein. In the following description, numerous specific details are set forth, such as specific dimensions, in order to provide a thorough understanding of the present invention. It will be apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known processing steps, such as patterning steps or wet chemical cleans, are not described in detail in order to not unnecessarily obscure the present invention.

Furthermore, it is understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.

[0024] Disclosed herein is a nonvolatile charge trap memory device. The device may include a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation. In an embodiment, the channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation is between a pair of source and drain regions. Furthermore, a gate stack is disposed above the channel region. A method of forming a nonvolatile charge trap memory device is also disclosed. In an embodiment, an isolation region and an active region are first formed in a substrate, wherein the active region is adjacent to the isolation region. A gate stack may next be formed above the active region. In one embodiment, a pair of source and drain regions is then formed in the active region and on other side of the gate stack to provide a channel region in the active region, wherein the channel region has a channel length with $\langle 100 \rangle$ crystal plane orientation.

[0025] A nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation may improve the device performance as compared with a device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation. In accordance with an embodiment of the present invention, the drive current of a nonvolatile charge trap memory device having $\langle 100 \rangle$ crystal plane channel orientation demonstrates an increased drive current as compared with a counter-part device having $\langle 110 \rangle$ crystal plane channel orientation. The performance increase of a nonvolatile charge trap memory device having $\langle 100 \rangle$ crystal plane channel orientation may result from a reduced stress on the channel region as induced by a nearby isolation structure. In one embodiment, the stress induced by an isolation structure is mitigated by the formation of a uniform liner oxide layer in the isolation structure. Additionally, the performance increase of a nonvolatile charge trap memory device having $\langle 100 \rangle$ crystal plane channel orientation may result from a reduction in detrimental impact of the actual stress induced by a nearby isolation structure. In one embodiment, the stress induced by an isolation structure is less detrimental to a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation than a device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation. The variability and the reliability of a nonvolatile charge trap memory device including a channel region having a channel length with

<100> crystal plane orientation may be improved by uniform tunnel oxide growth on such a channel region. In accordance with an embodiment of the present invention, the growth rate of a tunnel oxide for a nonvolatile charge trap memory device including a channel region having a channel length with <100> crystal plane orientation is uniform on both the top surface and the sidewalls of the channel region, lending to improved reliability.

[0026] A nonvolatile charge trap memory device may be fabricated including a channel region having a channel length with <100> crystal plane orientation. Figures 2A-B illustrate a top-down view and a magnified cross-sectional view, respectively, of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0027] Referring to Figure 2A, a substrate 200 has <100> crystal plane orientation orthogonal to the surface of the substrate (i.e. <100> orientation in the z-direction). An active region 204 is formed in substrate 200 and is oriented along a first <100> crystal plane (i.e. <100> orientation in the x-direction). A gate stack 206 is oriented along a second <100> crystal plane (i.e. <100> orientation in the y-direction) and overlaps active region 204, forming a semiconductor device.

[0028] The semiconductor device formed by gate stack 206 and active region 204 in substrate 200 may be any nonvolatile charge trap memory device. In accordance with an embodiment of the present invention, the semiconductor device is a SONOS-type device wherein the charge-trapping layer is an insulator layer. In another embodiment, the semiconductor device is a Flash-type device wherein the charge-trapping layer is a conductor layer or a semiconductor layer.

[0029] Substrate 200 may be composed of any material suitable for semiconductor device fabrication. In one embodiment, substrate 200 is a bulk substrate composed of a single crystal of a material which may include, but is not limited to, silicon, germanium, silicon-germanium or a III-V compound semiconductor material. In another embodiment, substrate 200 is composed of a bulk layer with a top epitaxial layer. In a specific embodiment, the bulk layer is composed of a single crystal of a material which may include, but is not limited to, silicon, germanium, silicon-germanium, a III-V compound semiconductor material and quartz, while the top epitaxial layer is composed of a single crystal layer which may include, but is not limited to, silicon, germanium, silicon-germanium and a III-V compound semiconductor material. In another embodiment, substrate 200 includes a top

epitaxial layer on a middle insulator layer which is above a lower bulk layer. The top epitaxial layer is composed of a single crystal layer which may include, but is not limited to, silicon, i.e. to form a silicon-on-insulator (SOI) semiconductor substrate, germanium, silicon-germanium and a III-V compound semiconductor material. The insulator layer is composed of a material which may include, but is not limited to, silicon dioxide, silicon nitride and silicon oxy-nitride. The lower bulk layer is composed of a single crystal which may include, but is not limited to, silicon, germanium, silicon-germanium, a III-V compound semiconductor material and quartz.

[0030] Substrate 200 may be in the form of a wafer, as depicted in Figure 2A. In accordance with an embodiment of the present invention, a notch 202 is cut into substrate 200 to provide an alignment mark on the wafer during semiconductor processing. In one embodiment, notch 202 is oriented with two $\langle 100 \rangle$ crystal planes. That is, notch 202 is oriented to provide $\langle 100 \rangle$ orientation in both the x- and the y-directions. In a specific embodiment, a semiconductor device is fabricated along either the x- or the y-direction and thus has channel regions having channel lengths with $\langle 100 \rangle$ crystal plane orientation. In an alternative embodiment, a notch is conventionally aligned to $\langle 110 \rangle$ crystal planes, but the wafer is processed along the $\langle 100 \rangle$ crystal planes (i.e. the wafer is processed with a 45 degree rotation away from the notch).

[0031] Figure 2B is a magnified cross-sectional view of the semiconductor device of Figure 2A taken along the a-a' axis. Referring to Figure 2B, the semiconductor device includes source and drain regions 208 formed in active region 204 on either side of gate stack 206. A channel region 212 is thus defined in active region 204, in between source and drain regions 208 and underneath gate stack 206. Channel region 212, which has a channel length along the x-direction between source and drain regions 208, has $\langle 100 \rangle$ crystal plane orientation along the channel length as a result of the orientation of gate stack 206 with active region 204.

[0032] Source and drain regions 208 in active region 204 may be any regions having opposite conductivity to channel region 212. For example, in accordance with an embodiment of the present invention, source and drain regions 208 are have an N-type conductivity while channel region 212 has a P-type conductivity. In one embodiment, substrate 200 and, hence, active region 204 and channel region 212, is composed of boron-doped single-crystal silicon having a boron concentration in the range of $1 \times 10^{15} - 1 \times 10^{19}$ atoms/cm³. Source and drain regions 208 are composed

of phosphorous- or arsenic-doped regions having a concentration of N-type dopants in the range of $5 \times 10^{16} - 5 \times 10^{19}$ atoms/cm³. In a specific embodiment, source and drain regions 208 have a depth in active region 204 in the range of 80-200 nanometers. In accordance with an alternative embodiment of the present invention, source and drain regions 208 are P-type doped regions while channel region 212 is an N-type doped region.

[0033] Gate stack 206 may be any gate stack suitable for use in a nonvolatile charge trap memory device. For example, in accordance with an embodiment of the present invention, gate stack 206 includes a tunnel dielectric layer 206A, a charge-trapping layer 206B, a top dielectric layer 206C and a gate layer 206D, as depicted in Figure 2B. In one embodiment, the semiconductor device is a SONOS-type device and charge-trapping layer 206B is a dielectric layer. In an alternative embodiment, the semiconductor device is a Flash-type device and charge-trapping layer 206B is a semiconductor layer or a conductor layer.

[0034] As described above, the semiconductor device may be a SONOS-type nonvolatile charge trap memory device. By convention, SONOS stands for "Semiconductor-Oxide-Nitride-Oxide-Semiconductor," where the first "Semiconductor" refers to the channel region material, the first "Oxide" refers to the tunnel dielectric layer, "Nitride" refers to the charge-trapping dielectric layer, the second "Oxide" refers to the top dielectric layer (also known as a blocking dielectric layer) and the second "Semiconductor" refers to the gate layer. A SONOS-type device, however, is not limited to these specific materials, as described below. In accordance with an embodiment of the present invention, the channel region material in a SONOS-type device is any material suitable to conduct charge carriers at a suitable rate, i.e. with a suitable mobility, when the device is in an ON-state. Thus, in one embodiment, channel region 212 is composed of any material described in association with substrate 200 from Figure 2A. In a specific embodiment, channel region 212 is doped P-type and, in an alternative embodiment, channel region 212 is doped N-type.

[0035] The tunnel dielectric layer may be any material and have any thickness suitable to allow charge carriers to tunnel into the charge-trapping layer under an applied gate bias while maintaining a suitable barrier to leakage when the device is unbiased. In one embodiment, tunnel dielectric layer 206A is formed by a thermal oxidation process and is composed of silicon dioxide or silicon oxy-nitride. In

another embodiment, tunnel dielectric layer 206A is formed by chemical vapor deposition or atomic layer deposition and is composed of a high-k dielectric layer which may include, but is not limited to, hafnium oxide, zirconium oxide, hafnium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide. In a specific embodiment, tunnel dielectric layer 206A has a thickness in the range of 1-10 nanometers. In a particular embodiment, tunnel dielectric layer 206A has a thickness of approximately 2 nanometers.

[0036] The charge-trapping dielectric layer may be any material and have any thickness suitable to store charge and, hence, raise the threshold voltage of gate stack 206. In accordance with an embodiment of the present invention, charge-trapping layer 206B is formed by a chemical vapor deposition process and is composed of a dielectric material which may include, but is not limited to, stoichiometric silicon nitride, silicon-rich silicon nitride and silicon oxy-nitride. In one embodiment, charge-trapping layer 206B has a graded composition. In a specific embodiment, charge-trapping layer 206B has a thickness in the range of 5-10 nanometers.

[0037] The top dielectric layer may be any material and have any thickness suitable to maintain a barrier to charge leakage without significantly decreasing the capacitance of gate stack 206. In one embodiment, top dielectric layer 206C is formed by a chemical vapor deposition process and is composed of silicon dioxide or silicon oxy-nitride. In another embodiment, top dielectric layer 206C is formed by atomic layer deposition and is composed of a high-k dielectric layer which may include, but is not limited to, hafnium oxide, zirconium oxide, hafnium silicate, hafnium oxy-nitride, hafnium zirconium oxide and lanthanum oxide. In a specific embodiment, top dielectric layer 206C has a thickness in the range of 1-20 nanometers.

[0038] The gate layer may be composed of any conductor or semiconductor material suitable for accommodating a bias during operation of a SONOS-type transistor. In accordance with an embodiment of the present invention, gate layer 206D is formed by a chemical vapor deposition process and is composed of in situ- or post-doped poly-crystalline silicon. In another embodiment, gate layer 206D is formed by physical vapor deposition and is composed of a metal-containing material which may include, but is not limited to, metal nitrides, metal carbides, metal silicides, hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt and nickel.

[0039] A nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation may be adjacent an isolation structure having a uniform liner oxide layer. Figure 3 illustrates a cross-sectional view of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0040] Referring to Figure 3, a nonvolatile charge trap memory device has a channel region 312 formed in an active region 304, wherein a gate stack 306 resides above channel region 312. Gate stack 306 (and, hence, tunnel dielectric layer 306A, charge-trapping dielectric layer 306B, top dielectric layer 306C and gate layer 306D) and active region 304 (and, hence, channel region 312) may be composed of any of the materials and have any of the characteristics as those described in association with gate stack 206 and active region 204 from Figures 2A-B.

[0041] In contrast to Figure 2B, the cross-sectional view of Figure 3 is taken along the y-axis of channel region 312, i.e. along the b-b' axis shown in Figure 2A. Thus, the source and drain regions are not shown (they would be into and out of the page along the x-axis). Nonetheless, the orientation of the crystal plane of channel region 312 is also $\langle 100 \rangle$ in the y-direction. Furthermore, from this perspective, isolation structures 314 can be viewed on either side of channel region 312, as depicted in Figure 3. Isolation structures 314 include a liner oxide 314A and a fill dielectric layer 314B.

[0042] Liner oxide 314A of isolation structure 314 may be composed of any dielectric material suitable to provide robust adhesion between active region 304 and fill dielectric layer 314B. In accordance with an embodiment of the present invention, liner oxide 314A is formed by thermally oxidizing the material of active region 304. For example, in one embodiment, active region 304 is composed of silicon and is thermally oxidized at a temperature of approximately 1000 degrees Celsius. Liner oxide 314A may have a thickness that is substantially uniform. In one embodiment, the thickness of liner oxide 314A at the bottom of isolation structure 314 (T1) is substantially equal to the thickness of liner oxide 314A on the sidewalls of isolation structure 314 (T2). In a specific embodiment, the thickness of liner oxide 314A at the bottom of isolation structure 314 is in the range of 0.95-1.05 times the thickness of liner oxide 314A on the sidewalls of isolation structure 314. In a particular embodiment, the thickness of liner oxide 314A is in the range of 10-20 nanometers.

[0043] By forming a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation, liner oxide 314A may be more uniform in thickness than a liner oxide formed for a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation. For example, in accordance with an embodiment of the present invention, the orientation of the crystal plane of active region 304 is $\langle 100 \rangle$ at the bottom of isolation structure 314 (i.e. along the z-axis) as well as at the sidewalls of isolation structure 314 (i.e. along the y-axis). Thus, in one embodiment, a thermal oxidation of active region 304 to form liner oxide 314A provides substantially the same growth rate along the sidewalls and the bottom of isolation structure 314. By contrast, liner oxide formation for a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation has different growth rates along the $\langle 110 \rangle$ y-direction versus the $\langle 100 \rangle$ z-direction. The differential in growth rates for a liner oxide in a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation can lead to a non-uniform liner oxide. A non-uniform liner oxide may cause detrimental stress to the channel region of a nonvolatile charge trap memory device incorporating an isolation structure having such a non-uniform liner oxide. Thus, in accordance with an embodiment of the present invention, the stress induced by an isolation structure of a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation is reduced by forming a uniform liner oxide layer in the isolation structure.

[0044] Fill dielectric layer 314B may be composed of any dielectric material suitable to provide electrical isolation between adjacent semiconductor devices. In accordance with an embodiment of the present invention, fill dielectric layer 314B is formed by a chemical vapor deposition process. In one embodiment, fill dielectric layer 314B is composed of silicon dioxide deposited by an organo-silane precursor. Fill dielectric layer 314B may induce a compressive stress against channel region 312. In the case of a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation, such a compressive stress may be detrimental to the performance of the device. However, such a compressive stress may be less detrimental to a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation. Thus, in accordance with an embodiment of the present invention, the

performance of a device formed with a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation is increased due to a lower impact of stress induced by an isolation structure to a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation as compared to a device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation.

[0045] A nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation may be adjacent an isolation structure having a top surface below the top surface of the channel region. Figure 4 illustrates a cross-sectional view of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0046] Referring to Figure 4, a nonvolatile charge trap memory device has a channel region 412 formed in an active region 404, wherein a gate stack 406 resides above channel region 412. Gate stack 406 (and, hence, tunnel dielectric layer 406A, charge-trapping dielectric layer 406B, top dielectric layer 406C and gate layer 406D) and active region 404 (and, hence, channel region 412) may be composed of any of the materials and have any of the characteristics as those described in association with gate stack 206 and active region 204 from Figures 2A-B.

[0047] As in Figure 3, the cross-sectional view of Figure 4 is taken along the y-axis of channel region 412, i.e. along the b-b' axis shown in Figure 2A. Thus, the source and drain regions are not shown (they would be into and out of the page along the x-axis). Nonetheless, the orientation of the crystal plane of channel region 412 is also $\langle 100 \rangle$ in the y-direction. Furthermore, from this perspective, isolation structures 414 can be viewed on either side of channel region 412, as depicted in Figure 4. The isolation structures 414 include a liner oxide 414A and a fill dielectric layer 414B. Referring again to Figure 4, in accordance with another embodiment of the present invention, the top surfaces of isolation structures 414 are below the top surface of channel region 412. Thus, in addition to gate stack 406 being in contact with the top surface of channel region 412, gate stack 406 is also in contact with the sidewalls of channel region 412. That is, in one embodiment, tunnel dielectric layer 406A is formed on both the top surface and the exposed portions of the sidewalls of channel region 412.

[0048] Tunnel dielectric layer 406A may be formed by a thermal oxidation process wherein the material of active region 404 is oxidized by heating in an oxygen-

containing atmosphere. By forming a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation, tunnel dielectric layer 406A may be more uniform in thickness than a tunnel dielectric layer formed for a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation. For example, in accordance with an embodiment of the present invention, the orientation of the crystal plane of active region 404 is $\langle 100 \rangle$ at the top of channel region 412 (i.e. along the z-axis) as well as at the exposed sidewalls of channel region 412 (i.e. along the y-axis). Thus, in one embodiment, a thermal oxidation of active region 404 to form tunnel dielectric layer 406A provides substantially the same growth rate along the y-direction and the z-direction, i.e. along the sidewall (T3) and along the top surface (T4) of channel region 412. By contrast, tunnel dielectric layer formation for a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation has different growth rates along the $\langle 110 \rangle$ y-direction versus the $\langle 100 \rangle$ z-direction. The differential growth rates for a tunnel dielectric layer in a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation can form a non-uniform tunnel dielectric layer. A non-uniform tunnel dielectric layer may cause undesirable device-to-device variations and detriment to the reliability of a nonvolatile charge trap memory device incorporating such a non-uniform tunnel dielectric layer. Thus, in accordance with an embodiment of the present invention, the growth rate of a tunnel oxide in a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation is uniform on both the top surface and the sidewalls of the channel region, lending to reduced variations and improved reliability.

[0049] A nonvolatile charge trap memory device may be fabricated to including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation. Figures 5A-I illustrate cross-sectional views representing steps in the formation of a nonvolatile charge trap memory device, in accordance with an embodiment of the present invention.

[0050] Referring to Figure 5A, an active region 504 of a substrate is aligned to have $\langle 100 \rangle$ crystal plane orientation in the x-, y- and z-directions. Active region 504 may be composed of any material and have any characteristics described in association with active region 204 from Figures 2A-B.

[0051] Referring to Figure 5B, trenches 520 are formed in active region 504. Trenches 520 will ultimately provide a location for the formation of isolation structures for a nonvolatile charge trap memory device. In accordance with an embodiment of the present invention, the bottom of trenches 520 exhibit the crystal orientation of the z-direction, i.e. the bottom of trenches 520 have <100> crystal orientation. The sidewalls of trenches 520 have the crystal orientation of the y-direction, i.e. the sidewalls of trenches 520 also have <100> crystal orientation. Thus, in one embodiment, a substantial portion of the exposed surfaces of trenches 520 have <100> crystal orientation.

[0052] Trenches 520 may be formed by any process suitable to selectively remove a portion of active region 504. For example, in accordance with an embodiment of the present invention, trenches 520 are formed by etching using an anisotropic dry etch process. In one embodiment, active region 504 is composed substantially of silicon and a dry etch process utilizes gases which may include, but are not limited to, carbon tetrafluoride (CF₄), oxygen (O₂), hydrogen bromide (HBr) and chlorine (Cl₂). In accordance with an alternative embodiment of the present invention, trenches 520 are formed by etching using an isotropic dry etch process. In one embodiment, active region 504 is composed substantially of silicon and a dry etch process utilizes gases which may include, but are not limited to, sulfur hexafluoride (SF₆) and nitrogen trifluoride (NF₃). Trenches 520 may be formed to a depth suitable to inhibit cross-talk between neighboring devices. In one embodiment, trenches 520 are formed to a depth in the range of 100 – 400 nanometers.

[0053] Referring to Figure 5C, a liner oxide film 522 is formed on the exposed surfaces of active region 504 having trenches 520. Liner oxide film 522 may be formed from any material, by any process, and have any dimensions as those described in association with liner oxide 314A from Figure 3. In accordance with an embodiment of the present invention, the thickness of liner oxide film 522 at the bottom (T1) and at the sidewalls (T2) of trenches 520 is substantially the same.

[0054] Referring to Figure 5D, a fill dielectric material 524 is deposited into trenches 520 and above the top surface of active region 504. Fill dielectric material 524 may be formed from any material, by any process, and have any dimensions as those described in association with fill dielectric layer 314B from Figure 3. Next, the portions of fill dielectric material 524 and liner oxide film 522 that are above the top surface of active region 504 are removed to form isolation structures 514 including

liner oxide 514A and fill dielectric layer 514B, as depicted in Figure 5E. The portions of fill dielectric material 524 and liner oxide film 522 that are above the top surface of active region 504 may be removed by any process suitable to provide substantially flat top surfaces for resulting isolation structures 514 with high selectivity to the top surface of active region 504. In one embodiment, the portions of fill dielectric material 524 and liner oxide film 522 that are above the top surface of active region 504 are removed by a chemical-mechanical polishing step. In accordance with an embodiment of the present invention, the top surfaces of isolation structures 514 are below the top surface of active region 504, as depicted in Figure 5E.

[0055] Referring to Figure 5F, a tunnel dielectric layer 506A is formed on the exposed portions of active region 504 between isolation structures 514. Tunnel dielectric layer may be formed from any material, by any process, and have any dimensions as those described in association with tunnel dielectric layer 206A from Figures 2A-B. In accordance with an embodiment of the present invention, tunnel dielectric layer 506A has both a top surface portion and sidewall portions, as depicted in Figure 5F.

[0056] Referring to Figure 5G, a gate stack 506 incorporating tunnel dielectric layer 506A is formed. Gate stack 506 (and, hence, charge-trapping layer 506B, top dielectric layer 506C and gate layer 506D) may be formed from any material, by any process, and have any dimensions as those described in association with gate stack 206 from Figures 2A-B.

[0057] Finally, dopant impurity atoms 530 are implanted into the exposed portions of active region 504 to form source and drain regions 508, as depicted in Figures 5H and 5I. Source and drain regions 508 may have any characteristics as those described in association with source and drain regions 208 from Figures 2A-B. Figure 5I is a cross-section taken orthogonally to the cross-section illustrated in Figure 5H. Thus, source and drain regions 508 are not shown in Figure 5H, but are shown along the x-direction illustrated in Figure 5I. Referring to both Figures 5H and 5I, source and drain regions 508 define a channel region 512 in active region 504. In accordance with an embodiment of the present invention, channel region 512 has $\langle 100 \rangle$ crystal plane orientation in the x-direction (i.e. between source and drain regions 508), as depicted in Figure 5I. In a specific embodiment, channel region 512 also has $\langle 100 \rangle$ crystal plane orientation in the y-direction (i.e. between isolation structures 514), as depicted in Figure 5H.

[0058] The performance of a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation may be greater than that of a nonvolatile charge trap memory device including a channel region having a channel length with $\langle 110 \rangle$ crystal plane orientation. Figure 6 is a plot 600 of drive current as a function of transistor width for a nonvolatile charge trap memory device having $\langle 100 \rangle$ crystal plane channel orientation compared with a nonvolatile charge trap memory device having $\langle 110 \rangle$ crystal plane channel orientation, in accordance with an embodiment of the present invention. As shown in plot 600, for transistor widths in the range of approximately 0.2 – 10 microns, the drive current of a device having $\langle 100 \rangle$ crystal plane channel orientation is greater than its counter-part device having $\langle 110 \rangle$ crystal plane channel orientation.

[0059] Thus, a nonvolatile charge trap memory device has been disclosed. The device includes a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation. In an embodiment, the channel region is between a pair of source and drain regions and a gate stack resides above the channel region. A method of forming a nonvolatile charge trap memory device is also disclosed. In an embodiment, an isolation region and an active region are first formed in a substrate, wherein the active region is adjacent to the isolation region. A gate stack is then formed above the active region. Finally, a pair of source and drain regions is formed in the active region and on other side of the gate stack to provide a channel region in the active region. The channel region has a channel length with $\langle 100 \rangle$ crystal plane orientation.

CLAIMS

What is claimed is:

1. A nonvolatile charge trap memory device, comprising:
 - a source region and a drain region formed in an active region;
 - a channel region having a channel length with $\langle 100 \rangle$ crystal plane orientation between the source region and the drain region; and
 - a gate stack disposed above the channel region.
2. The nonvolatile charge trap memory device of claim 1, wherein the gate stack is a SONOS-type gate stack.
3. The nonvolatile charge trap memory device of claim 1, wherein the active region comprises silicon.
4. The nonvolatile charge trap memory device of claim 3, wherein the source region and the drain region have an N-type conductivity, and wherein the channel region has a P-type conductivity.
5. The nonvolatile charge trap memory device of claim 4, wherein the gate stack comprises a dielectric charge-trapping layer.
6. A nonvolatile charge trap memory device, comprising:
 - an isolation structure formed in a substrate;
 - an active region formed in the substrate and adjacent to the isolation structure;
 - a channel region formed in the active region, wherein the channel region has a channel length with $\langle 100 \rangle$ crystal plane orientation;
 - a source region and a drain region formed in the active region, wherein the channel region is between the source region and the drain region; and
 - a gate stack disposed above the channel region.
7. The nonvolatile charge trap memory device of claim 6, wherein the isolation structure comprises a liner oxide having approximately equal thickness on a sidewall and a bottom surface of the isolation structure.

8. The nonvolatile charge trap memory device of claim 6, wherein the gate stack is a SONOS-type gate stack.
9. The nonvolatile charge trap memory device of claim 6, wherein the active region comprises silicon.
10. The nonvolatile charge trap memory device of claim 9, wherein the source region and the drain region have an N-type conductivity, and wherein the channel region has a P-type conductivity.
11. The nonvolatile charge trap memory device of claim 10, wherein the gate stack comprises a dielectric charge-trapping layer.
12. A nonvolatile charge trap memory device, comprising:
 - a channel region formed in an active region, wherein the channel region has a top surface having <100> crystal plane orientation and a sidewall surface having <100> crystal plane orientation;
 - an isolation structure adjacent to the sidewall of the channel region, wherein the top surface of the channel region is above a top surface of the isolation structure; and
 - a gate stack disposed over the top surface and the sidewall surface of the channel region.
13. The nonvolatile charge trap memory device of claim 12, wherein the gate stack comprises a tunnel dielectric layer on the top surface and the sidewall surface of the channel region, and wherein the tunnel dielectric layer has a uniform thickness.
14. The nonvolatile charge trap memory device of claim 12, wherein the gate stack is a SONOS-type gate stack.
15. The nonvolatile charge trap memory device of claim 12, wherein the active region comprises silicon.

16. The nonvolatile charge trap memory device of claim 15, wherein the gate stack comprises a dielectric charge-trapping layer.
17. A method of fabricating a nonvolatile charge trap memory device, comprising:
forming an isolation region and an active region in a substrate, wherein the active region is adjacent to the isolation region;
forming a gate stack above the active region; and
forming a source region and a drain region in the active region and on other side of the gate stack to provide a channel region in the active region, wherein the channel region has a channel length with $\langle 100 \rangle$ crystal plane orientation between the source region and the drain region.
18. The method of claim 17, wherein the gate stack is a SONOS-type gate stack.
19. The method of claim 18, wherein the active region comprises silicon.
20. The method 19, wherein the source region and the drain region have an N-type conductivity, and wherein the channel region has a P-type conductivity.




FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C

5/7




FIG. 5D




FIG. 5E




FIG. 5F

6/7




FIG. 5G




FIG. 5H






FIG. 5I






FIG. 6

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 07/20956

A. CLASSIFICATION OF SUBJECT MATTER

IPC(8) - H01L 21/336; 21/00 (2008.01)

USPC - 257/255; 438/198, 282

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC H01L 21/336; 21/00 (2008.01)

USPC 257/255; 438/198, 282

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
USPC 257/255; 438/198, 282; Backward/forward citation searches, Text SearchElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)
WEST (PGPB, USPT, USOCR EPAB, JPAB); Terms: SONOS with memory and 100 with (crystal orientation); Google (?SONOS memory device with 100 crystal orientation in channel?)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 7,199,426 B2 (Ogura et al.) 03 Apr 2007 (03.04.2007) figs. 16-30; col 15, 45-67; col 16, ln 5-15; col 15, ln 29; ln 15-45;	1-20
Y	US 7,087,477 B2 (Fried et al.) 08 Aug 2006 (08.08.2006) figs. 7a-7e; col 2, ln 1-30; col 10, ln 5-10;	1-20
A	US 2006/0044915 A1 (Park et al.) 02 Mar 2006 (02.03.2006) figs. 2-15	1-20

☐ Further documents are listed in the continuation of Box C.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

06 Feb 2008 (06.02.2008)

Date of mailing of the international search report

28 MAR 2008

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US, Commissioner for Patents

P.O. Box 1450, Alexandria, Virginia 22313-1450

Facsimile No. 571-273-3201

Authorized officer:

Lee W. Young

PCT Helpdesk: 571-272-4300

PCT OSP: 571-272-7774