(22) International Filing Date: 31 December 2012 (31.1.2012)

(25) Filing Language: English


(71) Applicant: NANYANG TECHNOLOGICAL UNIVERSITY [SG/SG]; 50 Nanyang Avenue, Singapore 639798 (SG).

(72) Inventors: MA, Kai Xue; c/o Innovation & Technology Transfer Office, Nanyang Technological University, Innovation Centre Blk 1, Unit 213, 16 Nanyang Drive, Singapore 637722 (SG). WANG, Keping; c/o Innovation & Technology Transfer Office, Nanyang Technological University, Innovation Centre Blk 1, Unit 213, 16 Nanyang Drive, Singapore 637722 (SG). YEO, Kiat Seng; c/o Innovation & Technology Transfer Office, Nanyang Technological University, Innovation Centre Blk 1, Unit 213, 16 Nanyang Drive, Singapore 637722 (SG).

(51) International Patent Classification: H01L 23/60 (2006.01) H01L 23/66 (2006.01)

(54) Title: MINIATURE PASSIVE STRUCTURES, HIGH FREQUENCY ELECTROSTATIC DISCHARGE PROTECTION NETWORKS, AND HIGH FREQUENCY ELECTROSTATIC DISCHARGE PROTECTION SCHEMES

(57) Abstract: According to various embodiments, a miniature passive structure for electrostatic discharge protection and input/output matching for a high frequency integrated circuit may be provided. The structure may include: either a transmission line or an inductor for providing at least one electrostatic discharge path; and a capacitor with a first end connected to the transmission line or inductor and a second end connected to ground.
MINIATURE PASSIVE STRUCTURES, HIGH FREQUENCY ELECTROSTATIC DISCHARGE PROTECTION NETWORKS, AND HIGH FREQUENCY ELECTROSTATIC DISCHARGE PROTECTION SCHEMES

Cross-reference to Related Applications

[0001] The present application claims the benefit of the Singapore patent application No. 201109767-2 filed on 30 December 2011, the entire contents of which are incorporated herein by reference for all purposes.

Technical Field

[0002] Embodiments relate generally to miniature passive structures for electrostatic discharge protection and input/output matching for a high frequency integrated circuit, high frequency electrostatic discharge protection networks for integrated circuits, and high frequency electrostatic discharge protection schemes for integrated circuits.

Background

[0003] Electro-static discharge represents a single-event, rapid transfer of electrostatic charge between two objects, usually resulting when two objects at different potentials caused by static charge accumulation. ESD can also occur when a high electrostatic field develops between two objects in close proximity. There are three predominant ESD models for integrated circuits: 1) the Human Body Model (HBM); 2) the Charged Device Model (CDM); and 3) the Machine Model (MM). HBM and CDM are considered
to be more "real world" models than the MM. An integrated circuit is susceptible to ESD strikes during fabrication, testing, packaging, transportation etc. ESD is leading cause of electrical overstress and resultant irreversible damage in integrated circuits.

Summary

[0004] According to various embodiments, a miniature passive structure for electrostatic discharge protection and input/output matching for a high frequency integrated circuit may be provided. The structure may include: a transmission line for providing at least one electrostatic discharge path; and a capacitor with a first end connected to the transmission line and a second end connected to ground.

[0005] According to various embodiments, a miniature passive structure for electrostatic discharge protection and input/output matching for a high frequency integrated circuit may be provided. The structure may include: an inductor for providing at least one electrostatic discharge path; and a capacitor with a first end connected to the inductor and a second end connected to ground.

[0006] According to various embodiments, a high frequency electrostatic discharge protection network for integrated circuits may be provided. The network may include: a high frequency signal carrying transmission line; and one or more miniature passive structures. Each of the one or more miniature passive structures may include: a transmission line for providing a corresponding at least one electrostatic discharge path; and a capacitor with a first end connected to the transmission line and a second end connected to ground. The integrated circuits are based on an integrated circuit technology selected from the group consisting of CMOS, GaAs, SiGe, and InP.
According to various embodiments, a high frequency electrostatic discharge protection network for integrated circuits may be provided. The network may include: a high frequency signal carrying transmission line; and one or more miniature passive structures. Each of the one or more miniature passive structures may include: an inductor for providing a corresponding at least one electrostatic discharge path; and a capacitor with a first end connected to the inductor and a second end connected to ground. The integrated circuits may be based on an integrated circuit technology selected from the group consisting of CMOS, GaAs, SiGe, and InP.

According to various embodiments, a high frequency electrostatic discharge protection scheme for integrated circuits may be provided. The scheme may include: power supply rails; a supply clamp, providing transient clamping of the electrical potential difference between the power supply rails; and a high frequency electrostatic discharge protection network including: a transmission line for providing at least one electrostatic discharge path; and a capacitor with a first end connected to the transmission line and a second end connected to ground.

According to various embodiments, a high frequency electrostatic discharge protection scheme for integrated circuits may be provided. The scheme may include: power supply rails; a supply clamp, providing transient clamping of the electrical potential difference between the power supply rails; and a high frequency electrostatic discharge protection network including: an inductor for providing at least one electrostatic discharge path; and a capacitor with a first end connected to the inductor and a second end connected to ground.
Brief Description of the Drawings

In the drawings, like reference characters generally refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of the invention. In the following description, various embodiments are described with reference to the following drawings, in which:

FIG. 1 shows an electro-static discharge (ESD) protection network in accordance with an embodiment;

FIG. 2 shows a transmission line type ESD protection network in accordance with an embodiment;

FIG. 3 shows a lumped element type ESD protection network in accordance with an embodiment;

FIG. 4 shows a transmission line type ESD protection network in accordance with an embodiment;

FIG. 5 shows a lumped-element type ESD protection network in accordance with an embodiment;

FIG. 6 shows a transmission line ESD protection network for differential drive signals in accordance with an embodiment;

FIG. 7 shows a lumped-element ESD protection network for differential drive signals in accordance with an embodiment;

FIG. 8 shows ESD protected GSG Pads and a corresponding simplified equivalent model in accordance with an embodiment;
FIG. 9 shows ESD protected GSSG Pads and a corresponding simplified equivalent model in accordance with an embodiment; and

FIG. 10 shows a layout in a commercial SiGe process and simulation results in accordance with an embodiment.

**Description**

[0011] Furthermore, it will be understood that the embodiments described below may be combined, for example, a part of one embodiment may be combined with a part of another embodiment.

[0012] The terms "coupled" or "connected" or "coupling" or "connection" are to be understood to embrace both a direct "coupling" or "connection" and an indirect "coupling" or "connection" (in other words: a connection or coupling between A and B may be understood as A directly connected or coupled to B, or as A being connected or coupled to B via C).

[0013] According to various embodiments, ultra-wideband ESD protection for RFIC (radio-frequency integrated circuits) may be provided.

[0014] Miniature passive and lumped-element circuits and dedicated RF pads may be employed to implement electro-static discharge (ESD) protection as well as input/output (I/O) port matching for radio-frequency (RF), microwave and millimeter-wave integrated circuits (IC) and systems. The miniature ESD structures and ESD pads according to various embodiments may efficiently bypass the deteriorating ESD current, while may make ultra-wide RF signal pass through with low insertion loss. By adjusting the available design variables, such as the shape, physical dimension, positioning of the
miniature passive structures, the ESD protection circuits according to various embodiments may be designed purposely to exhibit certain shunt impedance to be acting as matching elements in the input and output network of the circuit under protection, further reducing the size of the integrated circuits.

[0015] Electro-static discharge may represent a single-event, rapid transfer of electrostatic charge between two objects, usually resulting when two objects at different potentials caused by static charge accumulation. ESD may also occur when a high electro-static field develops between two objects in close proximity. There are three predominant ESD models for integrated circuits: 1) the Human Body Model (HBM); 2) the Charged Device Model (CDM); and 3) the Machine Model (MM). HBM and CDM may be considered to be more "real world" models than the MM. An integrated circuit may be susceptible to ESD strikes during fabrication, testing, packaging, transportation etc. ESD is leading cause of electrical over-stress and resultant irreversible damage in integrated circuits.

[0016] The operation frequency may be increased rapidly by continuous scaling of integrated circuits. The excessive parasitic effect in the conventional ESD protection methods has made ESD circuit a major bottleneck for high frequency and high speed operation, leaving a very stringent design trade-off between the IC's performance and reliability. Conventional ESD methods for integrated circuits may use devices such as diodes, silicon-controlled rectifiers (SCRs), grounded-gate n-channel MOSFETs (metal-oxide-semiconductor field-effect transistor; ggNMOSs, wherein NMOS may stand for N-type metal-oxide-semiconductor). In low frequency narrow-band designs, the parasitic impedance may be resonated out with a package or bond wire inductance, and thereby be
circumvented. However, this approach may not be suitable for high frequency wideband analog and digital RF, microwave and millimeter-wave designs. The distributed effects of those conventional protection structures may become significant, and even slight non-uniformities in the via placement in ESD structures may cause severe performance degradation.

[0017] An ESD protection device for the protection of MOS (metal-oxide-semiconductor) circuits from high ESD voltages by arranging an N-well or very short length in a P-well or P-substrate may be introduced as high frequency low capacitance ESD device. The junction capacitance of this N-well may be low and in the order of 0.03 pF. However, in the mm-wave regime, the signal may be greatly attenuated by this capacitance. A topology of distributed ESD protection devices may be used to absorb the parasitic effects of the protection devices in a transmission line. Transmission lines may be employed to exhibits certain desirable impedance to the high frequency signal while bypass the ESD current to ESD protection devices or ground. An on-pad broadband matching network may be introduced as wideband matching technology as well as ESD protection. There may be a need for an improved ESD protection device or structures with an ESD protection without sacrificing the impedance matching in the RF, microwave, and millimeter-wave regime.

[0018] In RF, microwave, millimeter-wave ESD protection, passive type of ESD protection structures may be provided. These ESD protection structures may implement the ESD discharge path by intentionally introducing a shunt transmission line stub with ground termination. At high operation frequencies, the impedance looking into the shunt stub may be designed to be sufficient to avoid signal leakage to ground. While on the
other hand, the shunt impedance may be low at lower frequencies and the low frequency
signals including the ESD discharge current may be efficiently shunted to ground. To
achieve sufficient impedance at the interested frequency band, the shunt stub may be
desired to exhibit certain electrical length, through which the low impedance at its ground
termination end can be transformed to high impedance. Typically, an electrical length of
around a quarter wave length may be desired to accomplish such impedance
transformation. Hence, the ESD protection structure for high-frequency I/O ports may be
reported to have relatively large sizes and insertion losses, making the implementation of
these passive ESD protection structures on commercial process technologies, such as
CMOS (Complementary Metal Oxide Semiconductor), SiGe BiCMOS, GaAs, not much
attractive.

[0019] According to various embodiments, an Ultra-Wideband ESD Protection for
RFIC may be provided for the applications in CMOS, SiGe BiCMOS, GaAs and other
integrated circuit process technologies. The transmission lines, loaded transmission line,
lumped-element and wideband ESD protection pads type of ESD protection circuits may
be introduced. According to various embodiments, the ESD protection structures may
have ultra-wide RF bandwidth, compact size and low insertion loss, which may save cost
and may improve performance of the integrated circuits simultaneously. Simultaneously,
the ESD protection circuits according to various embodiments may have I/O matching
(impedance matching in the input and output ports between the active and passive
devices) capability. Especially, the developed ESD protection pads, which may have
similar size to the normal non ESD protected RF pads but provide ESD protection and
matching capability, may also be provided based on the proposed ESD protection concept. They may have a good potential to be widely adopted in the high-frequency IC products.

[0020] According to various embodiments, a miniature passive structure for electrostatic discharge protection and input/output matching for a high frequency integrated circuits may be provided. The structure may include: a transmission line for providing at least one electrostatic discharge path; and a capacitor with a first end connected to the transmission line and a second end connected to ground.

[0021] According to various embodiments, the transmission line may have a length of about 1/4 wavelength, where the wavelength is a wavelength of a certain transmission line (like a microstrip or a coplanar waveguide) on a certain substrate.

[0022] According to various embodiments, the miniature passive structure may further include an input signal trace, wherein the transmission line is DC connected to the input signal trace at a first end and DC connected to the capacitor at a second end.

[0023] According to various embodiments, the miniature passive structure may further include: an input signal trace, wherein the transmission line is DC connected to the input signal trace at a first end and AC coupled or DC connected to a supply rail at a second end.

[0024] According to various embodiments, the transmission line may include or may be at least one of a high impedance loaded transmission line or an unloaded transmission line (in other words: may be or may include a loaded transmission line and/or an unloaded transmission line and/or a high impedance loaded transmission line and/or a high impedance unloaded transmission line).
According to various embodiments, the transmission line may include or may be a high impedance transmission line. The high impedance transmission line may include or may be at least one of (i) a coplanar waveguide, (ii) a conductor backed coplanar waveguide, (iii) coax transmission lines, (iv) a microstrip line, or (v) a stripline.

According to various embodiments, a miniature passive structure for electrostatic discharge protection and input/output matching for a high frequency integrated circuit may be provided. The structure may include: an inductor for providing at least one electrostatic discharge path; and a capacitor with a first end connected to the inductor and a second end connected to ground.

According to various embodiments, the inductor may include or may be at least one of a single ended inductor, a differential symmetrical inductor, a multilayer stacked inductor or an inductor from the IC foundry.

According to various embodiments, the miniature passive structure may further include: an input signal trace, wherein the inductor is DC connected to the input signal trace at a first end and DC connected to the capacitor at a second end.

According to various embodiments, the miniature passive structure may further include: an input signal trace, wherein the inductor is DC connected to the input signal trace at a first end and AC coupled or DC connected to a supply rail at a second end.

According to various embodiments, a high frequency electrostatic discharge protection network for integrated circuits may be provided. The network may include: a high frequency signal carrying transmission line; and one or more miniature passive structures. Each of the one or more miniature passive structures may include: a
transmission line for providing a corresponding at least one electrostatic discharge path; and a capacitor with a first end connected to the transmission line and a second end connected to ground. The integrated circuits are based on an integrated circuit technology selected from the group consisting of CMOS, GaAs, SiGe, and InP.

[0031] According to various embodiments, the high frequency electrostatic discharge protection network may be coupled to core circuits of the integrated circuits by capacitive coupling selected from the group consisting of capacitor coupling and coupled transmission line coupling for one or more of protection of the core circuits and DC bias of the core circuits.

[0032] According to various embodiments, the high frequency electrostatic discharge protection network may be coupled to core circuits of the integrated circuits by direct connection for protection of the core circuits.

[0033] According to various embodiments, a differential configuration of the high frequency ESD protection network may provide electrostatic discharge protection for differential input/output ports.

[0034] According to various embodiments, the high frequency electrostatic discharge protection network may further include: a plurality of electrostatic discharge paths wherein cascading of the high frequency electrostatic discharge protection network distributes electrostatic discharge current into multiple ones of the plurality of electrostatic discharge paths.

[0035] According to various embodiments, the high frequency electrostatic discharge protection network may act as an element in an input/output matching network.
According to various embodiments, a high frequency electrostatic discharge protection network for integrated circuits may be provided. The network may include: a high frequency signal carrying transmission line; and one or more miniature passive structures. Each of the one or more miniature passive structures may include: an inductor for providing a corresponding at least one electrostatic discharge path; and a capacitor with a first end connected to the inductor and a second end connected to ground. The integrated circuits may be based on an integrated circuit technology selected from the group consisting of CMOS, GaAs, SiGe, and InP.

According to various embodiments, the high frequency electrostatic discharge protection network may be coupled to core circuits of the integrated circuits by capacitive coupling selected from the group consisting of capacitor coupling and coupled transmission line coupling for one or more of protection of the core circuits and DC bias of the core circuits.

According to various embodiments, the high frequency electrostatic discharge protection network may be coupled to core circuits of the integrated circuits by direct connection for protection of the core circuits.

According to various embodiments, a differential configuration of the high frequency ESD protection network may provide electrostatic discharge protection for differential input/output ports.

According to various embodiments, the high frequency electrostatic discharge protection network may further include: a plurality of electrostatic discharge paths wherein cascading of the high frequency electrostatic discharge protection network
distributes electrostatic discharge current into multiple ones of the plurality of electrostatic discharge paths.

[0041] According to various embodiments, the high frequency electrostatic discharge protection network may act as an element in an input/output matching network.

[0042] According to various embodiments, a high frequency electrostatic discharge protection scheme for integrated circuits may be provided. The scheme may include: power supply rails; a supply clamp, providing transient clamping of the electrical potential difference between the power supply rails; and a high frequency electrostatic discharge protection network including: a transmission line for providing at least one electrostatic discharge path; and a capacitor with a first end connected to the transmission line and a second end connected to ground.

[0043] According to various embodiments, the high frequency electrostatic discharge protection scheme may further include an input/output (I/O) pin. The power supply rails may include or may be a positive power supply rail and a negative power supply rail. The high frequency electrostatic discharge protection scheme may provide electrostatic discharge stress for the integrated circuits, the electrostatic discharge stress selected from the group consisting of (a) positive electrostatic discharge stress at the I/O pin with reference to the negative power supply rail, (b) negative ESD stress at the I/O pin with reference to the negative power supply rail, (c) positive ESD stress at the I/O pin with reference to the positive power supply rail, (d) negative ESD stress at the I/O pin with reference to the positive power supply rail, (e) positive electrostatic discharge stress at the positive power supply rail with reference to the negative power supply rail, and (f)
negative electrostatic discharge stress at the positive power supply rail with reference to the negative power supply rail.

[0044] According to various embodiments, a high frequency electrostatic discharge protection scheme for integrated circuits may be provided. The scheme may include: power supply rails; a supply clamp, providing transient clamping of the electrical potential difference between the power supply rails; and a high frequency electrostatic discharge protection network including: an inductor for providing at least one electrostatic discharge path; and a capacitor with a first end connected to the inductor and a second end connected to ground.

[0045] According to various embodiments, the high frequency electrostatic discharge protection scheme may further include an input/output (I/O) pin. The power supply rails may include or may be a positive power supply rail and a negative power supply rail. The high frequency electrostatic discharge protection scheme may provide electrostatic discharge stress for the integrated circuits, the electrostatic discharge stress selected from the group consisting of (a) positive electrostatic discharge stress at the I/O pin with reference to the negative power supply rail, (b) negative ESD stress at the I/O pin with reference to the negative power supply rail, (c) positive ESD stress at the I/O pin with reference to the positive power supply rail, (d) negative ESD stress at the I/O pin with reference to the positive power supply rail, (e) positive electrostatic discharge stress at the positive power supply rail with reference to the negative power supply rail, and (f) negative electrostatic discharge stress at the positive power supply rail with reference to the negative power supply rail.
FIG. 1 shows a diagram illustrating an application of the proposed ESD protection network in accordance with various embodiments. FIG. 1 shows an embodiment of the ESD protection scheme using the ESD protection network 88 based on the miniature passive or ESD protection embedded pad in accordance with various embodiments. The passive structure may be composed of ESD protected cells: examples like one or multiple cells shown in FIG. 2 or one or multiple cells shown in FIG. 3. The I/O pads may be co-designed with the ESD protection structures named as ESD embedded RF pads examples as shown in FIG. 5 and FIG. 6. To implement ESD protection against ESD stress between the I/O pad 000 and power supply rail VDD, a conventional supply clamp 66 may be utilized. The ESD protection network 88 and the supply clamp 66 may constitute a complete ESD protection network 33 capable of protecting the core circuits 111 against both positive and negative ESD stress between the I/O pad 000 and ground, between I/O pad 000 and VDD and between VDD and ground. The miniature passive structure 88 may also be connected between the wire connection 101 or power supply rail VDD, in which case the ESD stress between the I/O pad 000 and the core circuits may be handled by the ESD protection network 88 to ground* while the ESD stress between the output pad similar to 000 but in output and the ESD stress from output pad may be handled by the ESD protection network 88 connected in the output with similar configuration like input and the supply clamp 66.

Fig.2 shows a general transmission line type ESD protection network 200 in accordance with an embodiment. The state before the ESD protection network 200 with RF or ESD signal injection may be denoted as state SI, while the state after the ESD protection network may be denoted as state SN. Both the RF and the ESD signal may
travel toward the core circuits 111 through the wire connection 101 once they are applied on to the I/O Pad 000. However, the dominant ESD signal may bypass through the ESD protection network 88 in Fig.1. The ESD protection network 200 may introduce high impedance loaded or unloaded transmission line 208 with length around quarter-wavelength 1 with connection of capacitor type network 105, which may be capacitor/capacitors 202, or capacitor 202 connected in parallel with positive connection diode (PD) 204 or negative connection diode (ND) 206 or both ND 204 and PD 206 in shunt to form a cell 104. The cascading of the multiple cells 104 up to n stages with a high impedance section n+1 (where is integer start from 1) 210 may form a general case of the ESD protection network 200 as shown in FIG. 2. The cell number, physical dimension, position and spacing of the load lines may all be available design variables so that protection level and RF bandwidth and impedance match conditions may be designed to the desirable value in the I/O port. The ESD protection structure 21 composed of the transmission line 103, the transmission lines or loaded transmission lines 208 in 105, may couple the RF energy to the core circuits 111 using a coupling capacitor 41 which may block DC voltage of the core circuits 111 from leaking to ground while couples the RF signal to the core circuits 111. The capacitor 41 may be replaced by a wire to the core circuits 111. As shown in FIG. 2, while the RF and ESD signal may be injected to the I/O pad 000, the RF signal may travel through the ESD protection network and the coupling capacitor and feed to the core circuits 111 through the wire connection with low loss. The ESD signal may be efficiently bypassed to ground by the ESD protection network 88 and may cause no damage to the core circuits 111.
FIG. 3 shows a general lumped element type ESD protection network 300 in accordance with various embodiments. The state before the ESD protection network 300 with RF or ESD signal injection may be denoted as state SI, while the state after the ESD protection network 300 may be denoted as state SN. Both the RF and the ESD signal may travel toward the core circuits 111 through the wire connection 101 once they are applied on to the I/O Pad 000. However, the dominant ESD signal may bypass through the ESD protection network 88 in FIG. 1. The ESD protection network 300 may introduce one or more inductors L 304 with connection of capacitor type network 105, which may be a capacitor 202 or a ND diode 204, PD diode 206 or both ND 204 and PD diodes 206 with one or several capacitors, in shunt to form a cell 302. The cascading of the multiple cells 302 up to n stages with an inductor Ln+1 304 (where is integer start from 1) may form a general case of the ESD protection network 300 as shown in FIG.3. The cell number, inductor and capacitor values, may all be available design variables so that protection level and RF bandwidth and impedance match conditions may be designed to the desirable value in the I/O port. The ESD protection structure 21, composed of the transmission line 103, and the inductor(s) 304 in 302 may couple the RF energy to the core circuits 111 using a coupling capacitor 41 which may block DC voltage of the core circuits 111 from leaking to ground while couples the RF signal to the core circuits 111. The capacitor 41 may be replaced by a wire to the core circuits 111. As shown in FIG. 3, while the RF and ESD signal are injected to the I/O pad 000, the RF signal may travel through the ESD protection network and the coupling capacitor and feed to the core circuits 111 through the wire connection with low loss. The ESD signal may be
efficiently bypassed to ground by the ESD protection network 88 and cause no damage to the core circuits 111.

[0049] FIG.4 shows a compact transmission line type ESD protection network 400 in accordance with various embodiments. FIG. 4 illustrates a special case for the general ESD protection network in FIG. 2. Only one cell 208, i.e. Cell 1 may be used. The high impedance transmission line n+l=2 (210) may be shunt to ground at the other end. The injected RF and ESD signal may be input from the I/O pads through connection lines 101. The RF signal may pass through the transmission line 103, which may be a transmission line T-junction to 41 or a short line to the core circuits and almost no RF signal leak to Cell 1 in the ESD protection network may occur, while the ESD signal may be dumped to the ESD protection network and almost no leakage may occur through the core circuit 111.

[0050] FIG.5 shows a lumped-element type ESD protection network 500 in accordance with various embodiments. FIG.5 illustrates a special case for the general ESD protection network in FIG. 3. Only one cell 302, i.e. Cell 1, may be formed by inductor 304 L1 shunted connected with capacitor network as described above. The inductor n+l=2 (304) may be shunt to ground at the other end. The injected RF and ESD signal may be input from the I/O pads through connection lines 101. The RF signal may pass through the transmission line 103, which may be a transmission line T-junction or wire connection to 41 or a short line to the core circuits, and almost no RF signal leak to Cell 1 in the ESD protection network may occur, while the ESD signal may be dumped to the ESD protection network and almost no leakage may occur through the core circuit 111.
FIG. 6 shows a transmission line ESD protection network 600 for differential drive signals in accordance with various embodiments. FIG. 6 illustrates a special case for the general ESD protection network for differential drive circuits or network. Only two cells 104 i.e. two copies of Cell 1 (but the values may be different or the same) may be used for the positive path and the negative path. One end of the high impedance transmission line \( n+l=2 \) (210) may be connected with the Cell 1 and the other end may be shunt to ground at the other end. The injected RF+, RF- and ESD signal may be input from the two I/O pads through connection lines 101. The RF signal RF+ and RF- may pass through the transmission line 103, which may be a transmission line T-junction to 41 or a short line to the core circuits and almost no RF signal leak to Cell 1 (104) in the ESD protection network 600, may occur while the ESD signal may be dumped to the ESD protection network 600 and almost no leakage through the core circuit 111 may occur. Though in FIG. 6, only Cell 1 may be used for the ESD network, it may also be extended to multiple cell connection as referring to FIG. 2 for the multiple cells connection. The cell number may be doubled compared to the case of FIG. 2.

FIG. 7 shows a lumped-element ESD protection network 700 for differential drive signals in accordance with various embodiments. FIG. 7 illustrates a special case for the general ESD protection network for differential drive circuits or network. Only two cells 302 i.e. two copies of Cell 1 (but the values may be different or the same) may be used for the positive path and the negative path. One end of the inductor \( L_{n+1}=L_2 \) may be connected with the Cell 1 and the other end may be shunt to ground at the other end. The injected RF+, RF- and ESD signal may be input from the two I/O pads through connection lines 101. The RF signal RF+ and RF- may pass through the
transmission line 103, which may be a transmission line T-junction or the wire connections to 41 or a short line to the core circuits, and almost no RF signal leak to Cell 1 may occur in the ESD protection network, while the ESD signal may be dumped to the ESD protection network and almost no leakage may occur through the core circuit 111. Though in FIG. 7, only two Cells #1 (302) are used for the ESD network, it may be also be extended to multiple cell connection as referring to FIG. 3 for the multiple cells connection. The cell number may be doubled compared to the case of FIG. 3.

[0053] FIG. 8 shows an illustration 800 of ESD protected GSG pads and a corresponding simplified equivalent model. FIG. 8 illustrates a special case for the general ESD protection network to be implemented or embedded into the GSG pads. The spiral inductor which may be of any shape, single layer or multilayer stacking according to a process, may be implemented below the "S" pads (signal pads) and connected to "S" pad at one end and the other end may be connected to a capacitor, which may be implemented under the ground pads "G" or may use the MIM (Metal-Insulator-Metal) or other type of capacitor. The other end of the capacitor opposite the end connected with L1 may be connected to the ground. The inductor L2 may be a spiral or straight line connected with L1 in one end and the other end can directly be shorted to the ground. The equivalent circuit model is shown in FIG. 8. It can be seen that two cells i.e. two copies of Cell 1 (but the values may be different or the same) may be used for two paths connected from the signal pad to the ground pads through L1 and L2 and the capacitor network 105. One end of the inductor Ln+1=L2 may be connected with the Cell 1 and the other end may be shunt to ground at the other end. The injected RF and ESD signal may be input from the I/O pads. The RF signal may directly pass through the S pad to the core
circuits or may be connected with a capacitor like 41 like described above. By doing so, almost no RF signal may leak to Cell 1 in the ESD protection network, while the ESD signal may be dumped to the ESD protection network and almost no leakage may occur through the core circuit.

[0054] FIG. 9 shows an illustration 900 of ESD protected GSSG Pads and a corresponding simplified equivalent model. FIG. 9 illustrates a special case for the general ESD protection network to be implemented or embedded into the GSSG pads. The spiral inductor, which may be any shape, single layer or multilayer stacking according to a process, may be implemented below the "S" pads and connected to "S" pad at one end and the other end may be connected to a capacitor, which may be implemented under the ground pads "G" or may use the MIM or other type of capacitor. The other end of the capacitor opposite the end connected with LI may be connected to the ground. The inductor L2 may be a spiral or straight line connected with LI in one end and the other end may directly be shorted to the ground. The equivalent circuit model is shown in FIG. 9. It may be seen that two cells i.e. two copies of Cell 1 (but the values may be different or the same) may be used for two paths connected from the signal pad to the ground pads through LI and L2 and the capacitor network 105. One end of the inductor Ln+1=L2 may be connected with the Cell 1 and the other end may be shunt to ground at the other end. The injected RF and ESD signal may be input from the I/O pads. The RF signal may directly pass through the S pad to the core circuits or may be connected with a capacitor like described above. By doing so, almost no RF signal may leak to Cell 1 in the ESD protection network, while the ESD signal may be dumped to the ESD protection network and almost no leakage may occur through the core circuit.
FIG. 10A and 10B show one implemented example of ESD in SiGe BiCMOS Tower Jazz process according to various embodiments. FIG. 10A shows a layout 1000 in a commercial SiGe Process. FIG. 10B shows a diagram 1050 illustrating simulation results. FIG. 10A and FIG. 10B illustrate a case of ESD protection network designed for 60GHz RF transceiver. All of the configuration or transmission lines may be designed based on conductor-backed coplanar-waveguide (CBCPW). The spiral inductor, which may be of any shape, may be implemented beside the main signal line and connected through a T-junction. The self build M|M|M cap (capacitor) or cap from the foundry may be designed by using several metal layers from metal 1 to metal 6 based on the used process. The inductor L2 may be designed by using a CBCPW straight line with one end connected to the M|M|CAP and inductor LI, and the other end may be connect to the ground. As the simulation of the two port with one input port from GSG pads and the other port denoted as GSG to the core circuits, the RF signal may pass through with low insertion loss while the low frequency ESD interference may be bypassed to the ground of the system. There may also be a stopband for the ESD circuits according to various embodiments, which may be used to reject certain frequency like harmonic frequencies of the fundamental signal.

According to various embodiments, the technical features of the various embodiments may be as described above and described below.

According to various embodiments, a series of miniature passive structures for ESD protection and I/O matching of high frequency integrated circuits may be provided, for example like described referring to FIG. 2 and FIG. 3, including one or several high impedance transmission lines or loaded transmission lines with electric length of around
quarter-wavelength with one-end connected in shunt to the main signal line, signal pad or the another stage of high impedance line and one or several capacitor network connected in shunt to the other end of the high impedance line, providing ESD current bypassing paths; and/or one or several inductors, transformers or any shapes of the inductors with one-end connected in shunt to the main signal line, signal pad or the another stage inductor and one or several capacitor network connected in shunt to the other end of the inductor, providing ESD current bypassing paths.

[0058] According to various embodiments, the first stage of high impedance transmission line or loaded transmission line with the electric length of around quarter-wave length may be connected to the signal line on one end and the other end may be connected to the capacitor networks and another stage/section of high impedance transmission line (this stage of impedance line may be any length).

[0059] According to various embodiments, the capacitor network 105, which may be connected to the high impedance transmission line/loaded lines or inductors, may be one or several capacitors only, or capacitors in parallel connected with one a several diodes or PN junction. The connection of the diode or several diodes to the high impedance transmission line or inductors may be positive side or negative side or both positive and negative i.e. anti-parallel connections.

[0060] According to various embodiments, the n+1 stage high-impedance transmission line may be replaced by the capacitor network 105 or high-impedance transmission line connected with the capacitor network 105 in one end while the other end of the capacitor network is connected to the ground.
According to various embodiments, the n+1 stage inductor Ln+1 may be replaced by the capacitor network 105 or inductor Ln+1 connected with the capacitor network 105 in one end while the other end of the capacitor network may be connected to the ground.

According to various embodiments, the core circuits to be protected as application, for example like shown in FIG. 1, may be any circuits like LNA (low noise amplifier), Mixer, PA (power amplifier) or system like receiver, transmitter, or transceiver, which may have the matching or ESD protection requirements.

According to various embodiments, the high impedance transmission line/loaded line or inductor shunted connected with a capacitor network may form a cell. The ESD protection circuits may be one cell or multiple cell cascading connected with another stage high impedance line or inductor to the ground.

According to various embodiments, the high impedance transmission lines / loaded lines can be but not limited to (i) a coplanar waveguide, (ii) a conductor backed coplanar waveguide, (iii) coax transmission lines, (iv) a microstrip line, or (v) a stripline, wherein the transmission lines with periodic or non-periodic loading using single layer of multilayer process.

According to various embodiments, the inductor as described above may be (but may not be limited to) a lumped inductor, an on-chip spiral inductor of any shapes, an on-chip differential drive inductor, or an on-chip multiple layer stacked inductor.

According to various embodiments, for the both I/O match consideration and ESD protection, the high impedance section line as described above may be not with
electric length of a quarter-wavelength. It may be used to adjust I/O matching simultaneously with wideband ESD protection.

[0067] According to various embodiments, for the lumped LC (inductor, capacitor) cell ESD protection, the inductor and capacitor network values may be different from cell to cell. The design of different value of inductors or capacitor values may be to achieve different RF bandwidth requirement and different ESD protection level. It may be used to adjust I/O matching from RF input port to the core circuits simultaneously with wideband ESD protection.

[0068] According to various embodiments, the ESD protection structure may be cascaded to be multiple sections between the input pad and the core circuit to further improve the ESD protection capability.

[0069] The pads like DC pad, RF GSG pads etc. may be desired for the on-chip measurement or IC packaging. According to various embodiments, the ESD protection network may be implemented under the signal pads i.e. S pad, as the case implemented for the ESD protected GSG pads (as the example case in Fig.8) or GSSG pads and example case in Fig.9. But it may not be limited to above two RF pads, it may be also be implemented in any other type of the pads like the GSGSG, GSSGSSG pads.

[0070] According to various embodiments, a high frequency ESD protection network for integrated circuits based on different IC technologies such as CMOS, GaAs, SiGe, InP may be provided.

[0071] According to various embodiments, all of the inductors described herewith may be any shapes like circular, square, single-ended or differential drive. It may be
single layer inductor, multilayer stacked inductor for area saving or a straight or any other shape high impedance transmission lines.

[0072] According to various embodiments, all of the capacitors described herewith may be of any shape like MIM CAP, interdigital CAP or multilayer MEM or interdigital CAP. The layer number or shape may be changed according to the process or the size or locations.

[0073] While the present invention has been illustrated and described using several specific embodiments, the illustrations and descriptions are not to be construed as limiting the scope of the invention. Various modifications may occur to those skilled in the art without departing from the true spirit and scope of the invention as claimed as follows.

[0074] While the invention has been particularly shown and described with reference to specific embodiments, it should be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention as defined by the appended claims. The scope of the invention is thus indicated by the appended claims and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced.
Claims

What is claimed is:

1. A miniature passive structure for electrostatic discharge protection and input/output matching for a high frequency integrated circuit, the structure comprising:
   a transmission line for providing at least one electrostatic discharge path; and
   a capacitor with a first end connected to the transmission line and a second end connected to ground.

2. The miniature passive structure of claim 1, wherein the transmission line comprises a length of about 1/4 wavelength.

3. The miniature passive structure of claim 1 or 2, further comprising:
   an input signal trace, wherein the transmission line is DC connected to the input signal trace at a first end and DC connected to the capacitor at a second end.

4. The miniature passive structure of claim 1 or 2, further comprising:
   an input signal trace, wherein the transmission line is DC connected to the input signal trace at a first end and AC coupled or DC connected to a supply rail at a second end.
5. The miniature passive structure of any one of claims 1 to 4, wherein the transmission line comprises at least one of a high impedance loaded transmission line or an unloaded transmission line.

6. The miniature passive structure of any one of claims 1 to 4, wherein the transmission line comprises a high impedance transmission line; wherein the high impedance transmission line comprises at least one of (i) a coplanar waveguide, (ii) a conductor backed coplanar waveguide, (iii) coax transmission lines, (iv) a microstrip line, or (v) a stripline.

7. A miniature passive structure for electrostatic discharge protection and input/output matching for a high frequency integrated circuit, the structure comprising: an inductor for providing at least one electrostatic discharge path; and a capacitor with a first end connected to the inductor and a second end connected to ground.

8. The miniature passive structure of claim 7, wherein the inductor comprises at least one of a single ended inductor, a multilayer stacked inductor, a differential symmetrical inductor or an inductor proposed by IC foundry.

9. The miniature passive structure of claim 7 or 8, further comprising:
an input signal trace, wherein the inductor is DC connected to the input signal trace at a first end and DC connected to the capacitor at a second end.

10. The miniature passive structure of claim 7 or 8, further comprising:
an input signal trace, wherein the inductor is DC connected to the input signal trace at a first end and AC coupled or DC connected to a supply rail at a second end.

11. A high frequency electrostatic discharge protection network for integrated circuits comprising:
a high frequency signal carrying transmission line; and
one or more miniature passive structures, each of the one or more miniature passive structures comprising:
a transmission line for providing a corresponding at least one electrostatic discharge path; and
a capacitor with a first end connected to the transmission line and a second end connected to ground;
wherein the integrated circuits are based on an integrated circuit technology selected from the group consisting of CMOS, GaAs, SiGe, and InP.

12. The high frequency electrostatic discharge protection network of claim 11,
wherein the high frequency electrostatic discharge protection network is coupled to core circuits of the integrated circuits by capacitive coupling selected from the
group consisting of capacitor coupling and coupled transmission line coupling for one or more of protection of the core circuits and DC bias of the core circuits.

13. The high frequency electrostatic discharge protection network of claim 11 or 12, wherein the high frequency electrostatic discharge protection network is coupled to core circuits of the integrated circuits by direct connection for protection of the core circuits.

14. The high frequency electrostatic discharge protection network of any one of claims 11 to 13, wherein a differential configuration of the high frequency electrostatic discharge protection network provides electrostatic discharge protection for differential input/output ports.

15. The high frequency electrostatic discharge protection network of any one of claims 11 to 14, further comprising:
   a plurality of electrostatic discharge paths wherein cascading of the high frequency electrostatic discharge protection network distributes electrostatic discharge current into multiple ones of the plurality of electrostatic discharge paths.

16. The high frequency electrostatic discharge protection network of any one of claims 11 to 15,
wherein the high frequency electrostatic discharge protection network acts as an element in an input/output matching network.

17. A high frequency electrostatic discharge protection network for integrated circuits comprising:

a high frequency signal carrying transmission line; and

one or more miniature passive structures, each of the one or more miniature passive structures comprising:

an inductor for providing a corresponding at least one electrostatic discharge path; and

a capacitor with a first end connected to the inductor and a second end connected to ground;

wherein the integrated circuits are based on an integrated circuit technology selected from the group consisting of CMOS, GaAs, SiGe, and InP.

18. The high frequency electrostatic discharge protection network of claim 17, wherein the high frequency electrostatic discharge protection network is coupled to core circuits of the integrated circuits by capacitive coupling selected from the group consisting of capacitor coupling and coupled transmission line coupling for one or more of protection of the core circuits and DC bias of the core circuits.

19. The high frequency electrostatic discharge protection network of claim 17 or 18,
wherein the high frequency electrostatic discharge protection network is coupled to core circuits of the integrated circuits by direct connection for protection of the core circuits.

20. The high frequency electrostatic discharge protection network of any one of claims 17 to 19, wherein a differential configuration of the high frequency electrostatic discharge protection network provides electrostatic discharge protection for differential input/output ports.

21. The high frequency electrostatic discharge protection network of any one of claims 17 to 20, further comprising: a plurality of electrostatic discharge paths wherein cascading of the high frequency electrostatic discharge protection network distributes electrostatic discharge current into multiple ones of the plurality of electrostatic discharge paths.

22. The high frequency electrostatic discharge protection network of any one of claims 17 to 21, wherein the high frequency electrostatic discharge protection network acts as an element in an input/output matching network.
23. A high frequency electrostatic discharge protection scheme for integrated circuits comprising:

- power supply rails;

- a supply clamp, providing transient clamping of the electrical potential difference between the power supply rails; and

- a high frequency electrostatic discharge protection network comprising:

  - a transmission line for providing at least one electrostatic discharge path; and

  - a capacitor with a first end connected to the transmission line and a second end connected to ground.

24. The high frequency electrostatic discharge protection scheme of claim 23, further comprising an input/output (I/O) pin, and wherein the power supply rails comprise a positive power supply rail and a negative power supply rail, and wherein the high frequency electrostatic discharge protection scheme provides electrostatic discharge stress for the integrated circuits, the electrostatic discharge stress selected from the group consisting of:

- (a) positive electrostatic discharge stress at the I/O pin with reference to the negative power supply rail,

- (b) negative electrostatic discharge stress at the I/O pin with reference to the negative power supply rail,

- (c) positive electrostatic discharge stress at the I/O pin with reference to the positive power supply rail,

- (d) negative electrostatic discharge stress at the I/O pin with reference to the positive power supply rail,

- (e) positive electrostatic discharge stress at the positive power supply rail with reference to the negative...
power supply rail, and (f) negative electrostatic discharge stress at the positive power supply rail with reference to the negative power supply rail.

25. A high frequency electrostatic discharge protection scheme for integrated circuits comprising:
power supply rails;
a supply clamp, providing transient clamping of the electrical potential difference between the power supply rails; and
a high frequency electrostatic discharge protection network comprising:
an inductor for providing at least one electrostatic discharge path; and
a capacitor with a first end connected to the inductor and a second end connected to ground.

26. The high frequency electrostatic discharge protection scheme of claim 25,
further comprising an input/output (I/O) pin, and wherein the power supply rails comprise a positive power supply rail and a negative power supply rail, and wherein the high frequency electrostatic discharge protection scheme provides electrostatic discharge stress for the integrated circuits, the electrostatic discharge stress selected from the group consisting of (a) positive electrostatic discharge stress at the I/O pin with reference to the negative power supply rail, (b) negative electrostatic discharge stress at the I/O pin with reference to the negative power supply rail, (c) positive electrostatic discharge stress at the I/O pin with reference to the positive power supply rail, (d) negative electrostatic discharge stress at the
I/O pin with reference to the positive power supply rail, (e) positive electrostatic discharge stress at the positive power supply rail with reference to the negative power supply rail, and (f) negative electrostatic discharge stress at the positive power supply rail with reference to the negative power supply rail.
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

H01L 23/60 (2006.01)  H01L 23/66 (2006.01)

According to International Patent Classification (IPC) or both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic database consulted during the international search (name of data base and, where practicable, search terms used)

Databases: WPI and EPODOC. Keywords: static discharge, electrostatic discharge, ESD; integrated circuit, IC; high frequency, HF, H01L23/66/CC/IC, microwave, millimetre wave, gigahertz, terahertz, GHz, THz; protect, alleviate, prevent, H01L23/60/CC/IC; capacitor, capacitance; ground, earth; transmission line; inductor, inductance; passive; filter; low impedance; CMOS, GaAs, SiGe, InP; power supply, power source; rail, bus, line; clamp; impedance match, input match, output match; AND LIKE TERMS.

Database: Espacenet. Keywords: integrated circuit; high frequency, H01L23/66/IPC; H01L23/60/IPC; capacitor.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Documents are listed in the continuation of Box C</td>
<td></td>
</tr>
</tbody>
</table>

* Further documents are listed in the continuation of Box C  
X See patent family annex

| * | "A" document defining the general state of the art which is not considered to be of particular relevance |
| "E" earlier application or patent but published on or after the international filing date |
| "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) |
| "O" document referring to an oral disclosure, use, exhibition or other means |
| "P" document published prior to the international filing date but later than the priority date claimed |

| "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention |
| "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone |
| "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art |
| "&" document member of the same patent family |

Date of the actual completion of the international search  
28 March 2013

Date of mailing of the international search report  
28 March 2013

Name and mailing address of the ISA/AU

AUSTRALIAN PATENT OFFICE  
PO BOX 200, WODEN ACT 2606, AUSTRALIA

Email address: pct@ipaustralia.gov.au  
Facsimile No.: +61 2 6283 7999

Authorised officer

Richard Baker  
AUSTRALIAN PATENT OFFICE  
(ISO 9001 Quality Certified Service)  
Telephone No. 0262832583

FormPCT/ISA/210 (fifth sheet) (July 2009)
<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 2004/0080881 A1 (CHOU) 29 April 2004 Abstract, paragraphs 0002, 0027, 0029, 0031, 0032, figure 2A</td>
<td>1, 4, 6-8, 10, 11, 13, 15-17, 19, 21-26</td>
</tr>
<tr>
<td>X</td>
<td>US 2008/01 12101 A1 (MCELWEE et al.) 15 May 2008 D2: Abstract, paragraphs 0004, 0017, 0021, 0029, figure 5</td>
<td>1, 3, 4, 6-11, 13, 15-17, 19, 21-26</td>
</tr>
<tr>
<td>X</td>
<td>US 2007/0263330 A1 (KNAPP et al.) 15 November 2007 Abstract, paragraphs 0008, 0028, 0035, 0040, 0044, 0047, 0048, figures 3, 5, 8 and 10</td>
<td>1-4, 6-26</td>
</tr>
</tbody>
</table>
INTERNATIONAL SEARCH REPORT

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. **Claims Nos.:**
   because they relate to subject matter not required to be searched by this Authority, namely:

2. **Claims Nos.:**
   because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. **Claims Nos.:**
   because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a)

Box No. III  Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

**See Supplemental Box for Details**

1. **As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.**

2. **X** As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.

3. **As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:**

4. **No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:**

**Remark on Protest**

- **The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.**

- **The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.**

- **No protest accompanied the payment of additional search fees.**
Continuation of: Box III

This International Application does not comply with the requirements of unity of invention because it does not relate to one invention or to a group of inventions so linked as to form a single general inventive concept.

This Authority has found that there are different inventions based on the following features that separate the claims into distinct groups:

• Claims 1 to 10 are directed to a miniature passive structure for electrostatic discharge protection and input/output matching for a high frequency integrated circuit, where the structure comprises: a component that has a characteristic inductance for providing at least one electrostatic discharge path; and a capacitor with a first end connected to said component and a second end connected to ground. The features of a miniature passive structure for electrostatic discharge protection and input/output matching for a high frequency integrated circuit with the above mentioned features is specific to this group of claims.

• Claims 11 to 22 are directed to a high frequency electrostatic discharge protection network for integrated circuits that comprises: a high frequency signal carrying transmission line; and one or more miniature passive structures, each of the one or more miniature passive structures comprising: a component with a characteristic inductance for providing a corresponding at least one electrostatic discharge path; and a capacitor with a first end connected to said component and a second end connected to ground; wherein the integrated circuits are based on an integrated circuit technology selected from the group consisting of CMOS, GaAs, SiGe and InP. The features of a high frequency electrostatic discharge protection network for integrated circuits that comprises a high frequency signal carrying transmission line and wherein the integrated circuits are based on an integrated circuit technology selected from the group consisting of CMOS, GaAs, SiGe and InP are specific to this group of claims.

• Claims 23 to 26 are directed to a high frequency electrostatic discharge protection scheme for integrated circuits that comprises: power supply rails; a supply clamp, providing transient clamping of the electrical potential difference between the power supply rails; and a high frequency electrostatic discharge protection network comprising: a component with a characteristic inductance for providing at least one electrostatic discharge path; and a capacitor with a first end connected to said component and a second end connected to ground. The features of a high frequency electrostatic discharge protection scheme for integrated circuits that comprises power supply rails and a supply clamp that provides transient clamping of the electrical potential difference between the power supply rails are specific to this group of claims.

PCT Rule 13.2, first sentence, states that unity of invention is only fulfilled when there is a technical relationship among the claimed inventions involving one or more of the same or corresponding special technical features. PCT Rule 13.2, second sentence, defines a special technical feature as a feature which makes a contribution over the prior art.

When there is no special technical feature common to all the claimed inventions there is no unity of invention.

In the above groups of claims, the identified features may have the potential to make a contribution over the prior art but are not common to all the claimed inventions and therefore cannot provide the required technical relationship. The only features common to all of the claimed inventions and which provides a technical relationship among them are a structure for electrostatic discharge protection for integrated circuits that comprises a device with a characteristic inductance for providing at least one electrostatic discharge path and a capacitor with a first end connected to said device and a second end connected to ground. However these features do not make a contribution over the prior art because they are disclosed in:


See: Abstract, paragraph 0027, figure 2A.

Therefore in the light of this document these common features cannot be a special technical feature. Therefore there is no special technical feature common to all the claimed inventions and the requirements for unity of invention are consequently not satisfied aposteriori.
<table>
<thead>
<tr>
<th>INTERNATIONAL SEARCH REPORT</th>
<th>PCT/SG2012/000494</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supplemental Box</td>
<td></td>
</tr>
</tbody>
</table>

FormPCT/ISA/210 (Supplemental Box) (July 2009)
This Annex lists known patent family members relating to the patent documents cited in the above-mentioned international search report. The Australian Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Publication Number</td>
<td>Publication Date</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

End of Annex