

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
27 July 2006 (27.07.2006)

PCT

(10) International Publication Number
WO 2006/077155 A1

(51) International Patent Classification:
H05K 1/18 (2006.01) **H05K 1/14** (2006.01)

(21) International Application Number:
PCT/EP2006/000567

(22) International Filing Date: 23 January 2006 (23.01.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
11/041,536 24 January 2005 (24.01.2005) US

(71) Applicant (for all designated States except US): **INFINEON TECHNOLOGIES AG** [DE/DE]; St.-Martin-Str. 53, 81669 München (DE).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **ALBERT, Simon** [DE/DE]; Hollerstr. 13, 61350 Bad Homburg (DE). **KINDERMANN, Jörg** [DE/DE]; Herzogstr. 52, 80803 München (DE).

(74) Agents: **WILHELM, Jürgen** et al.; Patentanwaltskanzlei WILHELM & BECK, Nymphenburger Str. 139, 80636 München (DE).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: PRINTED CIRCUIT BOARD, PRINTED CIRCUIT MODULE AND METHOD FOR PRODUCING A PRINTED CIRCUIT BOARD



(57) Abstract: One embodiment of the present invention relates to a printed circuit board comprising one inner metal layer sandwiched between a first and a second insulating layers, wherein the inner metal layer is structured to comprise a conductive path and a bond pad, wherein the first insulating layer includes a recess for receiving an integrated device, wherein the bond pad of the inner metal layer is located in the recess.

WO 2006/077155 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

PRINTED CIRCUIT BOARD, PRINTED CIRCUIT MODULE AND METHOD FOR PRODUCING A PRINTED CIRCUIT BOARD

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] The present invention is related to printed circuit boards, in particular to multi-layer printed circuit boards. The present invention is further related to a method for producing such a printed circuit board and a printed circuit module comprising a printed circuit board and an integrated device attached thereon.

Description of the Related Art

[0002] Since the propagation of electromagnetic signals on signal lines depends on the dielectric environment of the respective signal line, the signal propagation on signal lines of outer metal layers of a printed circuit board (PCB) is usually faster than the signal propagation of the signal lines of inner metal layers of the printed circuit board. In printed circuit boards and modules designed for high-frequency signalling, the propagation delay, i.e. skew, of a plurality of signals (e.g., in bus systems) has to be substantially small. To achieve this, the length of the signal lines on the outer metal layers has to be designed longer than the signal lines in the inner metal to equalize the propagation delays on different signal lines. This consumes more space (with constant size of a printed circuit board) and decreases the available area for integrated devices to be attached on the printed circuit board. Furthermore, the electrical characteristics, such as the signal integrity of the printed circuit board, degrade due to an increasing crosstalk of neighboured signal lines.

[0003] As in conventional printed circuit modules in which the outer metal layer provides the contact pads for electrically contacting the integrated devices to be attached thereon, a shift of the signal lines to inner metal layers would substantially increase the number of the required vias in close proximity to the integrated devices and thus increase the number of required metal layers for contacting all device pins or require costly technologies such as the provision of blind or buried vias.

[0004] Therefore, there is a need to provide a printed circuit board with improved electrical properties and with a reduced number of conductive vias. Furthermore, there is a need to provide a printed circuit module with improved electrical properties.

SUMMARY OF THE INVENTION

[0005] According to a first aspect of the present invention, a printed circuit board is provided comprising one inner metal layer sandwiched between a first insulating layer and a second insulating layer, wherein the inner metal layer is structured to comprise a conductive path and a bond pad and wherein the first insulating layer includes a recess for receiving an integrated device. The bond pad of the inner metal layer is located in the recess.

[0006] In one embodiment, the printed circuit board comprises a recess which is formed within the first insulating layer so that the bond pad of the inner metal layer is revealed and can be contacted by respective contacting solder balls of an electronic device. The signal paths are completely located within the inner metal layer so that no signal path has to be provided on an outer metal layer of the printed circuit board. Thus, the skew of a plurality of synchronized signals, e.g., in a bus system, may be decreased just by maintaining identical signal path length as each signal path has the same dielectric environment.

[0007] According to a further embodiment of the present invention, at least one outer surface of the printed circuit board carries an outer metal layer. The outer metal layer may be arranged to substantially cover the surface of at least one of the first and the second insulating layers to provide shielding. Furthermore, a connection port to be connected by a supply voltage may be provided on the outer metal layer.

[0008] A plurality of inner metal layers in the printed circuit board may be provided, each separated by interposing insulating layers, wherein each inner metal layer comprises a conductive path wherein at least one interconnection via between two inner metal layers is provided.

[0009] According to another aspect of the present invention, a printed circuit board is provided comprising a plurality of printed circuit board elements (PCB

elements), each PCB element including an insulating layer having metal layers on both sides, wherein the PCB elements are sandwiched by means of a further insulating layer to form the printed circuit board. At least one of the metal layers is structured to comprise a conductive path and a bond pad wherein the structured metal layer is an inner metal layer of the printed circuit board formed by the PCB elements. A recess is provided in at least one of the outer PCB elements of the printed circuit board which uncovers the bond pad of the structured inner metal layer.

[0010] According to another aspect of the present invention, a method for producing a printed circuit board is provided. The method comprises providing two insulating layers, providing a metal layer in between the two insulating layers, wherein the metal layer is structured to comprise a conductive path and a bond pad, and structuring at least one of the insulating layers to include a recess in the insulating layer so that the bond pad is uncovered wherein the recess is formed to receive an electronic device.

[0011] The method may be adapted to produce a printed circuit board wherein the conductive paths are led in an inner metal layer so that the dielectric environment of all conductive paths is similar. This reduces the skew of different signals on different signal paths in the printed circuit board (provided that the signal paths all have the same lengths).

[0012] According to a further embodiment of the present invention, at least one of the insulating layers is covered with an outer metal layer as a shielding.

[0013] According to a further aspect of the present invention, a method for producing a printed circuit board is provided comprising providing a first printed circuit board element and a second printed circuit board element, each comprising two metal layers arranged on both sides of an insulating layer, structuring at least one of the metal layers of at least one of the first and second PCB elements to comprise a conductive path and a bond pad, binding the two PCB elements by interposing a further insulating layer such that the structured metal layer is in contact with the interposed further insulation layer, and structuring at least one of

the outer surfaces of the bonded PCB elements to include a recess in the insulating layer so that the bond pad of the structured metal layer is revealed.

[0014] According to another aspect of the present invention, a printed circuit module is provided comprising a printed circuit board having a recess in an insulating layer so that a bond pad of an inner metal layer is revealed and an integrated device having a bond port to provide an electrical connection to an electronic device, wherein the electronic device is introduced into the recess of the printed circuit board and wherein the bond port is electrically connected to the bond pad of the printed circuit board.

BRIEF DESCRIPTION OF THE DRAWINGS

[0015] Preferred embodiments of the present invention are further explained in more detail with reference to the accompanying drawings, in which:

[0016] Figure 1 is a cross-sectional view of a part of a printed circuit board according to one embodiment of the present invention; and

[0017] Figure 2 is a perspective view of a printed circuit board according to one embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0018] In Figure 1, a multi-layer printed circuit board 1 is depicted. As shown, the multi-layer printed circuit board 1 comprises two inner metal layers 2 and two outer metal layers 3 disposed on respective outer surfaces of the printed circuit board 1. Each of the inner and outer metal layers 2, 3 is separated from the other by an insulation layer 4. The insulation layer 4 comprises a material usually used for producing printed circuit boards, such as a resin and the like, providing good dielectric characteristics such as a high resistance.

[0019] In prior art printed circuit boards, the outer metal layers are usually structured to provide conductive paths and/or bond pads to be connected with integrated or non-integrated electronic devices attached on the printed circuit board.

[0020] Such a multi-layer printed circuit board 1 can be manufactured by different methods. According to one method, a number of printed circuit board elements (PCB elements) PCB₁, PCB₂ are manufactured separately which are joined by means of a further insulation layer arranged in between two PCB elements. The PCB element PCB₁, PCB₂ can be fixedly joined by laminating, adhering and/or other similar techniques to produce a single body printed circuit board 1.

[0021] As shown in Figure 1, a first PCB element PCB₁ is formed by the upper two metal layers and the insulating layer 4 arranged in between and is indicated by the reference PCB₁. A second PCB element PCB₂ is formed by the lower two metal layers and the insulating layer arranged in between and is indicated by the reference PCB₂. A further insulating layer arranged between the first PCB element PCB₁ and the second PCB element PCB₂ is indicated by the reference IL.

[0022] As another method for producing such a multi-layer printed circuit board, PCB elements, each comprising a metal layer sandwiched between a first insulating layer and a second insulating layer, are arranged on both surfaces of the intermediate metal layer. By combining a plurality of such PCB elements, a printed circuit board may be formed. It may be useful to arrange a further metal layer between two neighbored PCB elements, but not necessarily.

[0023] The printed circuit board 1 of Figure 1 has a recess 5, substantially the size of an electronic device, reaching from one outer surface of the printed circuit board 1 to one of the inner metal layers 2. The inner metal layers 2 are structured and normally comprise conductive paths and, at least in the area of the recess, bond pads 6 to be connected by means of a bonding process with an electronic device. According to one embodiment, as shown in Figure 1, the outer surface of the printed circuit board 1 is covered by the outer metal layer 3. The outer metal layer 3 may be structured to not provide a shielding for electromagnetic radiation. A connection element is provided on the outer surface of the printed circuit board 1 to connect the outer metal layer 3, for example, to a pre-determined potential.

[0024] In Figure 2, a perspective view of the multi-layer printed circuit board 1 is shown. Furthermore, the recess 5 is depicted in a size of an integrated circuit packaged as a Ball Grid Array 7 (BGA) having solder balls 8 on its lower side.

The integrated circuit may be received in the recess 5. The recess 5 may be at least the size of the package of the integrated circuit, and the bond pad 6 structured in the inner metal layer 2 revealed by the recess 5 is interconnected with respective conductive paths and/or respective vias to other inner metal layers 2 and arranged so that the solder balls 8 of the integrated circuit package are facing the bond pads 6 provided in the correct orientation of the Ball Grid Array.

[0025] Thereby, all signalling paths to and from the electronic integrated device are located inside of the printed circuit board 1 and formed from the structured inner metal layer 2. In the case of a plurality of signal lines, the signal propagation on the signalling paths may be substantially constant so that the skew between different signals, e.g., in a bus system, may be minimized by providing that the bus lines all have the same length. The propagation delay of the signal path in the inner metal layers 2 is substantially constant per length since the dielectric environment of the signal paths is substantially constant. Between two inner metal layers 2, as well as between one outer metal layer 3 and one inner metal layer 2, conductive vias may be provided to connect signal paths on different metal layers. In the latter case, the outer metal layers 3 may be utilized as voltage supply planes, such as a ground plane or a supply voltage VDD plane.

[0026] The forming of the recess 5 may be performed in the manufacturing process of the bonded circuit boards as the insulating layer between the outer metal layer 3 and the inner metal layer 2 are produced by using an insulating foil, e.g., a prepreg foil on which the metal layers are pressed to fix the metal layers on the surface of the insulation layer. Before pressing the metal layers, the prepreg foil may be formed, e.g., in a die cutting process, to insert the recesses for the electronic devices to be attached to the printed circuit board.

[0027] By means of the preformed recesses 5 for placing the electronic devices, the accuracy of positioning the electronic devices may be further increased, thereby increasing the yield of manufacturing of printed circuit board modules.

[0028] While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing

from the basic scope thereof, and the scope thereof is determined by the claims that follow.

WHAT IS CLAIMED IS:

1. An apparatus, comprising:
a printed circuit board comprising an inner metal layer disposed between a first insulating layer and a second insulating layer, wherein the inner metal layer is structured to comprise a conductive path and a bond pad, wherein the first insulating layer includes a recess for receiving an electronic device, and wherein the bond pad of the inner metal layer is located in the recess.
2. The apparatus of claim 1, further comprising:
an outer metal layer disposed on at least one outer surface the printed circuit board.
3. The apparatus of claim 2, wherein the outer metal layer includes a connection port connectable to a supply voltage.
4. The apparatus of claim 2, wherein the outer metal layer is arranged to substantially cover a surface of at least one of the first and second insulating layers to provide shielding.
5. The apparatus of claim 1, wherein a plurality of inner metal layers are provided, each separated by interposing insulating layers, wherein each of the inner metal layers comprises a respective conductive path.
6. The apparatus of claim 5, further comprising:
at least one interconnection via disposed between two neighboured inner metal layers.
7. The apparatus of claim 1, further comprising:
the electronic device having a bond port providing an electrical connection to the electronic device, wherein the electronic device is coupled into the recess of the printed circuit board, wherein the bond port is electrically connected to the bond pad of the printed circuit board, and wherein the printed circuit board and the electronic device together form a printed circuit module.

8. The apparatus of claim 7, further comprising:
 - an outer metal layer disposed on at least one outer surface the printed circuit board, wherein the outer metal layer includes a connection port connectable to a supply voltage.
9. The apparatus of claim 7, wherein a plurality of inner metal layers are provided, each separated by interposing insulating layers, wherein each of the inner metal layers comprises a respective conductive path, and further comprising at least one interconnection via disposed between two neighboured inner metal layers.
10. An apparatus, comprising:
 - a printed circuit board comprising:
 - a plurality of PCB elements, each PCB element including an insulating layer having a respective metal layer disposed on both sides of the insulating layer; and
 - a further insulating layer sandwiched between respective adjacent PCB elements;
 - wherein at least one of the metal layers is a structured metal layer comprising a conductive path and a bond pad, the structured metal layer disposed as an inner metal layer of the printed circuit board, and
 - wherein a recess is provided in an outer metal layer of at least one PCB element of the printed circuit board, the recess providing an opening to the bond pad of the structured inner metal layer.
11. The apparatus of claim 10, wherein the outer metal layer includes a connection port connectable to a supply voltage.
12. The apparatus of claim 10, wherein at least one outer metal layer is arranged to substantially cover a surface of the respective insulating layer of the respective PCB element to provide shielding.

13. The apparatus of claim 10, wherein a plurality of inner metal layers are provided, each separated by interposing insulating layers, wherein each of the inner metal layers comprises a respective conductive path.
14. The apparatus of claim 13, further comprising:
at least one interconnection via disposed between two neighboured inner metal layers.
15. The apparatus of claim 10, further comprising:
an electronic device having a bond port providing an electrical connection to the electronic device, wherein the electronic device is coupled into the recess of the printed circuit board, wherein the bond port is electrically connected to the bond pad of the printed circuit board, and wherein the printed circuit board and the electronic device together form a printed circuit module.
16. A method for producing a printed circuit board, comprising:
providing two insulating layers;
providing a metal layer between the two insulating layers, wherein the metal layer is structured to comprise a conductive path and a bond pad; and
structuring at least one of the insulating layers to include a recess in the insulating layer for receiving an electronic device, wherein the bond pad is uncovered where the recess is formed.
17. The method of claim 16, further comprising:
covering at least one of the insulating layers with an outer metal layer as a shielding layer.
18. A method for producing a printed circuit board (PCB), comprising:
providing a first PCB element and a second PCB element, each comprising two metal layers arranged respectively on both sides of an insulating layer;
structuring at least one of the metal layers of at least one of the first and second PCB elements to comprise a conductive path and a bond pad;


binding the two PCB elements by interposing a further insulating layer, such that the structured metal layer is in contact with the interposed further insulation layer; and

structuring at least one outer surface of the bonded PCB elements to include a recess through a respective outer metal layer and the respective insulating layer such that the bond pad of the structured metal layer is revealed.

19. The method of claim 18, wherein at least one of the insulating layers is provided with a conductive via to interconnect two neighboured metal layers of the printed circuit board.


20. The method of claim 18, wherein the further insulating layer is provided with a conductive via to interconnect two neighboured metal layers of the printed circuit board.

FIG 1



2/2

FIG 2



INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2006/000567

A. CLASSIFICATION OF SUBJECT MATTER
INV. H05K1/18 H05K1/14

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H05K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EP0-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2003/080819 A1 (JILES MEKELL ET AL) 1 May 2003 (2003-05-01) the whole document	1-20
X	US 6 324 067 B1 (NISHIYAMA TOUSAKU) 27 November 2001 (2001-11-27) column 7, line 11 - line 56; figures 10, 10a, 10b	1, 2, 5-11, 13-16, 18-20
X	US 6 121 679 A (LUVARA ET AL) 19 September 2000 (2000-09-19) figures	1-3, 5-11, 13-15
	----- -/--	

☒ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

9 June 2006

Date of mailing of the international search report

16/06/2006

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Gori, P

INTERNATIONAL SEARCH REPORT

International application No

PCT/EP2006/000567

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2004/246689 A1 (ESPINOZA-IBARRA RICARDO E ET AL) 9 December 2004 (2004-12-09) figures	1-3, 5-11, 13-15
E	WO 2006/042471 A (HUAWEI TECHNOLOGIES CO., LTD; WANG, LUN) 27 April 2006 (2006-04-27) abstract	1-20

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/EP2006/000567

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 2003080819	A1	01-05-2003	NONE	
US 6324067	B1	27-11-2001	NONE	
US 6121679	A	19-09-2000	US 6310303 B1	30-10-2001
US 2004246689	A1	09-12-2004	NONE	
WO 2006042471	A	27-04-2006	NONE	