

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
29 November 2007 (29.11.2007)

PCT

(10) International Publication Number
WO 2007/137182 A2

- (51) International Patent Classification: Not classified
- (21) International Application Number: PCT/US2007/069280
- (22) International Filing Date: 18 May 2007 (18.05.2007)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 60/801,953 19 May 2006 (19.05.2006) US
- (71) Applicant (for all designated States except US): MEMC ELECTRONIC MATERIALS, INC. [US/US]; 501 Pearl Drive, P.O. Box 8, St. Peters, MO 63376 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): KULKARNI, Milind, S. [IN/US]; MEMC Electronic Materials, Inc., 501 Pearl Drive, P.O. Box 8, St. Peters, MO 63376 (US).
- (74) Agents: ALLEN, Derick, E. et al.; Senniger Powers, #1 Metropolitan Square, 16th Floor, St. Louis, MO 63102 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published: — without international search report and to be republished upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: CONTROLLING AGGLOMERATED POINT DEFECT AND OXYGEN CLUSTER FORMATION INDUCED BY THE LATERAL SURFACE OF A SILICON SINGLE CRYSTAL DURING CZ GROWTH



(57) Abstract: The present invention relates to a process for preparing a single crystal silicon ingot, as well as to the ingot or wafer resulting therefrom. In one embodiment, the process comprises controlling the growth velocity, v , and the effective or corrected axial temperature gradient, as defined herein, such that, within a given segment of the ingot, the ratio $v/G_{\text{effective}}$, or $v/G_{\text{corrected}}$, is substantially near the critical value thereof over a substantial portion of the radius of that segment, and controlling the cooling rate of the segment between (i) solidification and about 1250 °C, and (ii) about 1250 °C and about 1000 °C, in order to manipulate the effect of the lateral incorporation of intrinsic point defects therein, and thus limit the formation of agglomerated intrinsic point defects and/or oxygen precipitate clusters in a ring extending radially inward from about the lateral surface of the ingot segment. In this or an alternative embodiment, the axial temperature gradient and/or the melt/solid interface may be controlled in order to limit the formation of agglomerated intrinsic point defects and/or oxygen precipitate clusters in the ring.

WO 2007/137182 A2

**CONTROLLING AGGLOMERATED POINT DEFECT AND OXYGEN
CLUSTER FORMATION INDUCED BY THE LATERAL
SURFACE OF A SILICON SINGLE CRYSTAL DURING CZ GROWTH**

BACKGROUND OF THE INVENTION

[0001] The present invention generally relates to the preparation of semiconductor grade single crystal silicon which is used in the manufacture of electronic components. More particularly, the present invention relates to a Czochralski process for preparing single crystal silicon ingots which are substantially free of agglomerated intrinsic point defects, as well as wafers obtained therefrom.

[0002] Single crystal silicon, which is the starting material for most processes for the fabrication of semiconductor electronic components, is commonly prepared by the so-called Czochralski ("CZ") method. In this method, polycrystalline silicon ("polysilicon") is charged to a crucible and melted, a seed crystal is brought into contact with the molten silicon, and a single crystal is grown by slow extraction. After formation of a neck is complete, the diameter of the crystal is enlarged by decreasing the pulling rate and/or the melt temperature until the desired or target diameter is reached, thus forming a seed cone. The cylindrical main body of the crystal, which has an approximately constant diameter, is then grown by controlling the pull rate and the melt temperature while compensating for the decreasing melt level. Near the end of the growth process, but before the crucible is emptied of molten silicon, the crystal diameter must be reduced gradually to form an end-cone. Typically, the end-cone is formed by increasing the crystal pull rate and the heat supplied to the crucible. When the diameter becomes small enough, the crystal is then separated from the melt.

[0003] The continuously shrinking size of the modern microelectronic device imposes challenging restrictions on the quality of the silicon substrate, which is essentially determined by the size and the distribution of the grown-in microdefects. Most of the microdefects formed in silicon crystals grown by the Czochralski (CZ) process and the Float Zone (FZ) process are the agglomerates of intrinsic point defects of silicon – vacancies and self-interstitials (or, simply,

interstitials). The microdefects were first observed in FZ silicon crystals after the discovery by Dash allowed the elimination of the thermo-mechanically induced dislocations, which are efficient sinks for the point defects in growing crystals.

[0004] A series of studies have established that the interstitial agglomerates exist in two forms – globular interstitial clusters, termed B swirl defect (or B-defects), and the dislocation loops, termed A swirl defect (or A-defects). Later discovered vacancy agglomerates, known as D-defects, have been identified as octahedral voids. Voronkov provided the well-accepted explanation for the microdefect distributions observed in silicon crystals on the basis of the crystal growth conditions. According to Voronkov's model, or theory, the temperature field in the vicinity of the melt/crystal interface drives the recombination of the point defects providing driving forces for their diffusion from the melt/crystal interface - where they exist at their respective equilibrium concentrations - into the crystal bulk. The interplay between the transport of the point defects, both by the diffusion and the convection, and their recombination establishes the point defect concentration beyond a short distance away from the interface, termed the recombination length. Typically, the difference between the vacancy concentration and the interstitial concentration beyond the recombination length, termed the excess point defect concentration, remains essentially fixed away from the lateral surface of the crystal. In a rapidly pulled crystal, the spatial redistribution of the point defects by their diffusion beyond the recombination length is generally not important - with the exception of a region close to the lateral surface of the crystal that acts as a sink or a source of the point defects. Therefore, if the excess point defect concentration beyond the recombination length is positive, vacancies remain in excess, and agglomerate to form D-defects at lower temperatures. If the excess point defect concentration is negative, interstitials remain the dominant point defects, and agglomerate to form A-defects and B-defects. If the excess point defect concentration is below some detection threshold, no detectable microdefects are formed. Thus, typically, the type of grown-in microdefects is determined simply by the excess point defect concentration established beyond the recombination length. The process of

establishing the excess point defect concentration is termed the initial incorporation and the dominant point defect species is termed the incorporated dominant point defect. The type of the incorporated point defects is determined by the ratio of the crystal pull-rate (v) to the magnitude of the axial temperature gradient in the vicinity of the interface (G). At a higher v/G , the convection of the point defects dominates their diffusion, and vacancies remain the incorporated dominant point defects, as the vacancy concentration at the interface is higher than the interstitial concentration. At a lower v/G , the diffusion dominates the convection, allowing the incorporation of the fast diffusing interstitials as the dominant point defects. At a v/G close to its critical value, both the point defects are incorporated in very low and comparable concentrations, mutually annihilating each other and thus suppressing the potential formation of any microdefects at lower temperatures. The observed spatial microdefect distribution can be typically explained by the variation of v/G , caused by a radial non-uniformity of G and by an axial variation of v . A striking feature of the radial microdefect distribution is the oxide particles formed through the interaction of oxygen with vacancies in the regions of relatively lower incorporated vacancy concentration - at a small range of v/G marginally above the critical v/G . These particles form a narrow spatial band that can be revealed by thermal oxidation as the OSF (oxidation-induced stacking faults) ring. Quite often, the OSF ring marks the boundary between adjacent crystal regions that are vacancy-dominated and interstitial-dominated, known as the V/I boundary.

[0005] The microdefect distributions in CZ crystals grown at lower rates in many modern processes, however, are influenced by the diffusion of the point defects in the crystal bulk, including the diffusion induced by the lateral surfaces of the crystals. Therefore, an accurate quantification of the microdefect distributions in CZ crystals preferably incorporates the 2-dimensional point defect diffusion, both axially and radially. Quantifying only the point defect concentration field can qualitatively capture the microdefect distribution in a CZ crystal, as the type of the microdefects formed is directly determined by it. For a more accurate quantification of the microdefect distribution, however, capturing the

agglomeration of the point defects is necessary. Traditionally, the microdefect distribution is quantified by decoupling the initial incorporation of the point defects and the subsequent formation of the microdefects. This approach ignores the diffusion of the dominant point defects in the vicinity of the nucleation region, from the regions at higher temperatures (where the microdefect density is negligible) to the regions at lower temperatures (where the microdefects exist in higher densities and consume the point defects). Alternatively, a rigorous numerical simulation based on predicting the size distributions of the microdefect populations at every location in the crystal is numerically expensive.

[0006] The transition between vacancy and interstitial dominated material occurs at a critical value of v/G , which currently appears to be about $2.5 \times 10^{-5} \text{ cm}^2/\text{sK}$. If the value of v/G exceeds the critical value, vacancies are the predominant intrinsic point defect, with their concentration increasing with increasing v/G . If the value of v/G is less than the critical value, silicon self-interstitials are the predominant intrinsic point defect, with their concentration increasing with decreasing v/G . Accordingly, process conditions, such as growth rate (which affect v), as well as hot zone configurations (which affect G), can be controlled to determine whether the intrinsic point defects within the single crystal silicon will be predominantly vacancies (where v/G is generally greater than the critical value) or self-interstitials (where v/G is generally less than the critical value).

[0007] Agglomerated defect formation generally occurs in two steps. First, defect "nucleation" occurs, which is the result of the intrinsic point defects being supersaturated at a given temperature; above this "nucleation threshold" temperature, intrinsic point defects remain soluble in the silicon lattice. The nucleation temperature for agglomerated intrinsic point defects is greater than about 1000 °C.

[0008] Once this "nucleation threshold" temperature is reached, intrinsic point defects agglomerate; that is, precipitation of these point defects out of the "solid solution" of the silicon lattice occurs. The intrinsic point defects will continue to diffuse through the silicon lattice as long as the temperature of the portion of the

ingot in which they are present remains above a second threshold temperature (i.e., a "diffusivity threshold"). Below this "diffusivity threshold" temperature, intrinsic point defects are no longer mobile within commercially practical periods of time.

[0009] While the ingot remains above the "diffusivity threshold" temperature, vacancy or interstitial intrinsic point defects diffuse through the silicon lattice to sites where agglomerated vacancy defects or interstitial defects, respectively, are already present, causing a given agglomerated defect to grow in size. Growth occurs because these agglomerated defect sites essentially act as "sinks," attracting and collecting intrinsic point defects because of the more favorable energy state of the agglomeration.

[0010] Vacancy-type defects are recognized to be the origin of such observable crystal defects as D-defects, Flow Pattern Defects (FPDs), Gate Oxide Integrity (GOI) Defects, Crystal Originated Particle (COP) Defects, crystal originated Light Point Defects (LPDs), as well as certain classes of bulk defects observed by infrared light scattering techniques such as Scanning Infrared Microscopy and Laser Scanning Tomography. Also present in regions of excess vacancies are clusters of oxygen or silicon dioxide. Some of these clusters remain small and relatively strain-free, causing essentially no harm to a majority of devices prepared from such silicon. Some of these clusters are large enough to act as the nuclei for ring oxidation induced stacking faults (OISF). It is speculated that this particular defect is facilitated by previously nucleated oxygen agglomerates catalyzed by the presence of excess vacancies. The oxide clusters are primarily formed in CZ growth below 1000 °C in the presence of moderate vacancy concentration.

[0011] Defects relating to self-interstitials are less well studied. They are generally regarded as being low densities of interstitial-type dislocation loops or networks. Such defects are not responsible for gate oxide integrity failures, an important wafer performance criterion, but they are widely recognized to be the cause of other types of device failures usually associated with current leakage problems.

[0012] In this regard it is to be noted that, generally speaking, oxygen in interstitial form in the silicon lattice is typically considered to be a point defect of silicon, but not an intrinsic point defect, whereas silicon lattice vacancies and silicon self-interstitials (or, simply, interstitials) are typically considered to be intrinsic point defects. Accordingly, essentially all microdefects may be generally described as agglomerated point defects, while D-defects (or voids), as well as A-defects and B-defects (i.e., interstitial defects) may be more specifically described as agglomerated intrinsic point defects. Oxygen clusters are formed by absorbing vacancies; hence, oxygen clusters can be regarded as agglomerates of both vacancies and oxygen.

[0013] It is to be further noted that the density of such vacancy and self-interstitial agglomerated point defects in Czochralski silicon historically has been within the range of about $1 \times 10^3/\text{cm}^3$ to about $1 \times 10^7/\text{cm}^3$, whereas the density of oxygen clusters varies between around $1 \times 10^8/\text{cm}^3$ to $1 \times 10^{10}/\text{cm}^3$. Agglomerated intrinsic point defects are therefore of rapidly increasing importance to device manufacturers, because such defects can severely impact the yield potential of the single crystal silicon material in the production of complex and highly integrated circuits.

[0014] In view of the foregoing, in many applications it is preferred that a portion or all of the silicon crystal, which is subsequently sliced into silicon wafers, be substantially free of these agglomerated intrinsic point defects. To-date, several approaches for growing substantially defect-free silicon crystals have been reported. Generally speaking, all these approaches involve controlling the ratio v/G , in order to determine the initial type and concentration of intrinsic point defects present in the growing CZ single crystal silicon crystal. Additionally, however, such approaches may involve controlling the subsequent thermal history of the crystal to allow for prolonged diffusion time to suppress the concentration of intrinsic point defects therein, and thus substantially limit or avoid the formation of agglomerated intrinsic point defects in a portion or all of the crystal. (See, for example, U.S. Patent Nos.: 6,287,380; 6,254,672; 5,919,302; 6,312,516 and 6,328,795; the entire contents of which are hereby incorporated herein by

reference.) Alternatively, however, such approaches may involve a rapidly cooled silicon (RCS) growth process, wherein the subsequent thermal history of the crystal is then controlled to rapidly cool at least a portion of the crystal through a target nucleation temperature, in order to control the formation of agglomerated intrinsic point defects in that portion. One or both of these approaches may also include allowing at least a portion of the grown crystal to remain above the nucleation temperature for a prolonged period of time, to reduce the concentration of intrinsic point defects prior to rapidly cooling this portion of the crystal through the target nucleation temperature, thus substantially limiting or avoiding the formation of agglomerated intrinsic point defects therein. (See, e.g., U.S. Patent Application Publication No. 2003/0196587, the entire disclosure of which is incorporated herein by reference.)

SUMMARY OF THE INVENTION

[0015] Briefly, therefore, the present invention is directed to a process for growing a single crystal silicon ingot in which the ingot comprises a central axis, a seed-cone, an end opposite the seed-cone and a constant diameter portion between the seed-cone and the opposite end, said constant diameter portion having a lateral surface, a radius (R) extending from the central axis to the lateral surface, and a nominal diameter of at least about 150 mm, the ingot being grown from a silicon melt and then cooled from the solidification temperature in accordance with the Czochralski method. The process comprises: (a) controlling (i) a growth velocity, v , and (ii) an average axial temperature gradient, G , during the growth of at least a segment of the constant diameter portion of the ingot over the temperature range from solidification to a temperature of about 1200 °C, such that the ratio of v/G , at a given axial position within said segment, varies radially by less than about $\pm 30\%$, relative to the critical value of v/G , over about $0.75 R$, as measured from the central axis toward the lateral surface; and, (b) cooling said segment from the solidification temperature to at least about 750 °C, wherein during said cooling the cooling rate of said segment is controlled (i) between the solidification temperature to a temperature of at least about 1250 °C, such that

said segment cools at a rate of at least about 2.5 °C/minute, and (ii) between a temperature of less than about 1250 °C and about 1000 °C, such that said segment cools at a rate of between about 0.3 and about 0.025 °C/minute.

[0016] In one particular embodiment of the above-noted method, the process comprises, in relevant part, controlling an effective or corrected average axial temperature gradient (i.e., $G_{\text{effective}}$ or $G_{\text{corrected}}$).

[0017] The present invention is still further directed to a process for growing a single crystal silicon ingot in which the ingot comprises a central axis, a seed-cone, an end opposite the seed-cone and a constant diameter portion between the seed-cone and the opposite end, said constant diameter portion having a lateral surface, a radius (R) extending from the central axis to the lateral surface, and a nominal diameter of at least about 150 mm, the ingot being grown from a silicon melt and then cooled from the solidification temperature in accordance with the Czochralski method. The process comprises: (a) controlling (i) a growth velocity, v , and (ii) a corrected average axial temperature gradient, $G_{\text{corrected}}$, during the growth of at least a segment of the constant diameter portion of the ingot over the temperature range from solidification to a temperature of about 1200 °C, wherein $G_{\text{corrected}}$ is defined by the following equation:

$$1/T_{\text{corrected}} = (1/T_m) + (1/T_m^2)zG_{\text{corrected}}, \text{ such that } \sum f(T - T_{\text{corrected}}) = 0$$

wherein: T is the temperature at any fixed radial location, r , within the segment; m is the growth conditions at the melt/solid interface; z is the axial distance from the interface at the given radial location; and, the function f denotes an acceptable statistical agreement between T and $T_{\text{corrected}}$; such that the ratio of $v/G_{\text{corrected}}$, at a given axial position within said segment, varies radially by less than about $\pm 30\%$, relative to the critical value of $v/G_{\text{corrected}}$; and, (b) cooling said segment from the solidification temperature to about 750 °C.

[0018] The present invention is still further directed to a process for growing a single crystal silicon ingot in accordance with the Czochralski method, wherein the melt/solid interface can be of essentially any shape. In the process,

the ingot comprises a central axis, a seed-cone, an end opposite the seed-cone and a constant diameter portion between the seed-cone and the opposite end, said constant diameter portion having a lateral surface, a radius (R) extending from the central axis to the lateral surface, and a nominal diameter of at least about 150 mm, the ingot being grown from a silicon melt and then cooled from the solidification temperature in accordance with the Czochralski method. The process comprises: (a) controlling (i) a growth velocity, v , and (ii) an effective average axial temperature gradient, $G_{effective}$, during the growth of at least a segment of the constant diameter portion of the ingot over the temperature range from solidification to a temperature of about 1200 °C, wherein $G_{effective}$ is defined by the following equation:

$$G_{effective} = \left[\frac{G_{corrected}}{v} \right]_{x,flat} \times v_{x,iface}$$

and $G_{corrected}$ is defined by the following equation:

$$1/T_{corrected} = (1/T_m) + (1/T_m^2)zG_{corrected}, \text{ such that } \sum f(T - T_{corrected}) = 0,$$

wherein: $G_{effective}$ represents a revision to $G_{corrected}$, revised to account for the deviation in the interface shape from a flat profile; T is the temperature of at any fixed radial location, r , within the segment; m is the growth conditions at the melt/solid interface; z is the axial distance from the interface at the given radial location; the function f denotes an acceptable statistical agreement between T and $T_{corrected}$; the subscript x denotes the critical conditions; flat denotes a flat interface; iface denotes any non-flat interface; such that the ratio of $v/G_{effective}$, at a given axial position within said segment, varies radially by less than about ±30%, relative to the critical value of $v/G_{effective}$; and, (b) cooling said segment from the solidification temperature to about 750 °C.

[0019] In this regard it is to be noted that the critical value, $[G_{corrected}/v]_{x,flat}$, represents the value for a flat interface, which may be calculated

by simulator and which is about $4.0 \cdot 10^4$ sK/cm². Accordingly, in effect, the equation above defines $G_{\text{effective}}$ for any non-flat interface such that, at the V/I boundary, $v/G_{\text{effective}}$ is a constant equal to critical $v/G_{\text{effective}}$. Accordingly, it is to be further noted that $G_{\text{effective}}$ is a function of the interface shape.

[0020] It is to be further noted that, optionally, in any one of the above-noted processes, the crystal segment referenced therein, upon cooling, may comprise an axially symmetric region which has (i) a measurably radial width that may be less than or equal to about 1 R, (ii) a length, as measured along the central axis, of at least about 10% of the length of the constant diameter portion of the ingot. In one embodiment, this region may be substantially free of agglomerated intrinsic point defects, wherein silicon lattice vacancies are the predominant intrinsic point defect, or alternatively wherein silicon self-interstitials are the predominant intrinsic point defect. In another embodiment, this region may contain silicon self-interstitials as the predominant intrinsic point defect, and further may optionally contain B-defects. In yet another embodiment, this region may contain silicon lattice vacancies as the predominant intrinsic point defect, and further may optionally contain agglomerated vacancy defects (voids) and/or oxygen clusters, which are detectable by means known in the art, the voids having an average radius of less than about 30 nm and the oxygen clusters having an average radius of less than about 10 nm. In any or all of these embodiments, the radial width of this axially symmetric region may be essentially equal to the radius of the ingot (i.e., about 1 R). Alternatively, however, the radial width of this axially symmetric region may be less than 1 R. In such instances, this axially symmetric region may extend from the central axis of the ingot radially outward toward the lateral surface, or alternatively it may form an annular ring located between the central axis and the lateral surface, and may be surrounded by a first annular ring, extending from about the lateral surface inward toward the central, axially symmetric region. This first annular ring contains silicon lattice vacancies as the predominant intrinsic point defect, and may further contain agglomerated vacancy defects (voids) having an average radius of less than about 30 nm and/or oxygen clusters having an average radius of less than about 10 nm. In those instances

wherein the axially symmetric region itself forms an annular ring, or more specifically a second annular ring (which is located radially inward of the first annular ring), it may surround an axially symmetric core which contains (i) silicon lattice vacancies as the predominant intrinsic point defect, and optionally voids having an average radius of less than about 30 nm and/or oxygen clusters having an average radius of less than about 10 nm, or (ii) silicon self-interstitials as the predominant intrinsic point defect, and optionally B-defects.

[0021] It is to be still further noted that the above-described axially symmetric region, which is surrounded by the first annular ring, may contain one or more additional rings or patterns of small micro-defects (which may or may not be detectable - that is, based on various modeling techniques, their existence may be recognized, but existing detection methods may not detect them). In general, small micro-defects may be defined as voids having an average radius of less than about 30 nm, oxygen clusters having an average radius of less than about 10 nm, and/or B-defects, as further detailed elsewhere herein.

[0022] It is to be still further noted that, in one or more particular embodiments of the above-noted processes, said segment comprises an annular or peripheral ring, located radially outward of an axially symmetric region and extending radially inward from about the lateral surface of the ingot toward the axially symmetric region, said ring containing voids (or agglomerated vacancy defects) and/or oxygen clusters, which are detectable by means known in the art, said voids having an average radius of less than about 30 nm and said oxygen clusters having an average radius of less than about 10 nm. Additionally, or optionally, said axially symmetric region may have a radial width which extends from about the annular ring to the central axis of the ingot. Alternatively, however, a second annular ring containing B-defects may exist between the first annular ring and surround a core or central region which contains voids (or agglomerated vacancy defects) and/or oxygen clusters, which are detectable by means known in the art, said voids having an average radius of less than about 30 nm and said oxygen clusters having an average radius of less than about 10 nm.

[0023] In this regard it is to be still further noted that, in one or more of the above-noted processes, said second annular ring, which may be substantially free of agglomerated intrinsic point defects, may contain silicon self-interstitials as the predominant intrinsic point defect.

[0024] In this regard it is to be still further noted that, in one particular embodiment, the cooling rate detailed herein for a given segment of the ingot may be the average cooling rate for that ingot segment over the defined temperature range. In an alternative embodiment, however, the cooling rate detailed herein for a given segment of the ingot may be the actual rate over the entire ingot segment within the defined temperature range; that is, the instantaneous cooling rate over the entire ingot segment, and within the defined temperature range, meets the recited cooling rate requirement.

[0025] The present invention is still further directed to a single crystal silicon ingot obtained from the above-noted processes, and/or a single crystal silicon wafer sliced from such an ingot.

[0026] The present invention is still further directed to a single crystal silicon wafer having a diameter of at least about 150 mm, a central axis, a front side and a back side with are generally perpendicular to the axis, a circumferential edge, and a radius (R) extending from the central axis to the circumferential edge of the wafer. The wafer comprises an annular or peripheral ring extending radially inward from about the circumferential edge of the wafer toward the central axis, said ring (i) containing silicon lattice vacancies as the predominant intrinsic point defect, (ii) containing agglomerated vacancy defects (voids) and/or oxygen clusters which are detectable by means known in the art, said voids having an average radius of less than about 30 nm and said oxygen clusters having an average radius of less than about 10 nm, and (iii) having an average radial width of at least about 0.05 R (e.g., at least about 0.1 R, about 0.15 R, about 0.2 R, about 0.25 R or more).

[0027] Optionally, the above-noted annular ring may surround one or more axially symmetric regions, or rings, that may contain silicon lattice vacancies or silicon self-interstitials as the predominant intrinsic point defect. More

specifically, this annular ring may surround an axially symmetric region that extends radially outward from the central axis and toward the annular ring, the region having a measurable radial width of less than about 0.95 R (e.g., less than about 0.9 R, about 0.85 R, about 0.8 R, about 0.75 R, or less). This axially symmetric region may: (i) contain silicon lattice vacancies as the predominant intrinsic point defect, and may further optionally contain agglomerated vacancy defects (voids) and/or oxygen clusters, said voids having an average radius of less than about 30 nm and said oxygen clusters having an average radius of less than about 10 nm; or, (ii) contain silicon self-interstitials as the predominant intrinsic point defect, and may further contain B-defects. Additionally, in those instances wherein this axially symmetric region has a radius such that it does not extend from the central axis to the annular ring, it may itself form a second annular ring, located radially inward of the first annular ring and surround a central or core region of the wafer which (i) extends radially outward from the central axis, (ii) contains silicon self-interstitials as the predominant intrinsic point defect, and (iii) optionally contains agglomerated vacancy defects (which may or may not have an average radius of less than about 30 nm, as noted elsewhere herein).

[0028] Additionally, it is to be noted that, in some instances, the annular ring which extends radially inward from about the circumferential edge of the wafer, may essentially extend to about the central axis of the wafer, the wafer thus essentially contain a single region containing silicon lattice vacancies as the predominant intrinsic point defect, and further containing agglomerated vacancy defects (voids) and/or oxygen clusters, said voids having an average radius of less than about 30 nm and said oxygen clusters having an average radius of less than about 10 nm.

[0029] Other advantages and features of this invention will be in part apparent and in part pointed out hereinafter.

BRIEF DESCRIPTION OF THE DRAWINGS

[0030] Figures 1A and 1B are photocopies of photographs of quarter portions of wafers showing the presence of the edge ring in two crystals from which they were obtained, grown substantially close to critical v/G conditions.

[0031] Figure 2A is a graph showing the radial variation of G for a chosen length of the crystals shown in Figure 1A.

[0032] Figure 2B is a graph comparing G and $G_{\text{corrected}}$ for a length of the crystals shown in Figure 1B.

[0033] Figure 3 is a graph showing the axial temperature profile termed the T-profile 1.

[0034] Figure 4 is a graph showing the uniform $G_{\text{corrected}}$ profile (as a function of radius, r) in a crystal described by the axial temperature profile shown in Figure 3 at all radial locations.

[0035] Figure 5 is a graph showing the radial profiles of the vacancy and the interstitial concentrations 5 cm away from the interface in a crystal growing through the uniform radial temperature field described by the axial temperature profile shown in Figure 3.

[0036] Figure 6 is a graph showing the radial profiles of the vacancy and the interstitial concentrations 10 cm away from the interface in a crystal growing through the uniform radial temperature field described by the axial temperature profile shown in Figure 3.

[0037] Figure 7 is a graph showing the radial profile of the mature vacancy-cluster density in a crystal growing through the uniform radial temperature field described by the axial temperature profile shown in Figure 3.

[0038] Figure 8 is a graph showing the radial profile of the mature vacancy-cluster density in a crystal with and without an active surface growing through the uniform radial temperature field described by the axial temperature profile shown in Figure 3.

[0039] Figure 9 is a graph showing the cooling characteristics of various temperature profiles (i.e., T-profile 1, 2 and 3).

[0040] Figure 10 is a graph showing the radial profiles of mature v-clusters in crystals grown through the uniform radial temperature fields represented by the axial profiles shown in Figure 9 (i.e., T-profile 1, 2 and 3).

[0041] Figure 11 is a graph showing the cooling characteristics of various temperature profiles (i.e., T-profile 1 and 4).

[0042] Figure 12 is a graph showing the radial profiles of mature v-clusters in crystals grown through the uniform radial temperature fields represented by the axial profiles shown in Figure 11.

[0043] Figure 13 is a graph showing the cooling characteristics of various temperature profiles (i.e., T-profile 1 and 5).

[0044] Figure 14 is a graph showing the radial profiles of mature v-clusters in crystals grown through the uniform radial temperature fields represented by the axial profiles shown in Figures 13 and 11.

[0045] Figure 15 is a graph showing the cooling characteristics of various temperature profiles (i.e., T-profile 1 and 6).

[0046] Figure 16 is a graph showing the radial profiles of mature v-clusters in crystals grown through the uniform radial temperature fields represented by the axial profiles shown in Figure 15.

[0047] Figure 17 is a graph showing the cooling characteristics of various temperature profiles (i.e., T-profile 1 and 7).

[0048] Figure 18 is a graph showing the radial profiles of mature v-clusters in crystals grown through the uniform radial temperature fields represented by the axial profiles shown in Figure 17.

[0049] Figure 19 is a graph showing the cooling characteristics of various temperature profiles (i.e., T-profile 1 and 8).

[0050] Figure 20 is a graph showing the radial profiles of mature v-clusters in crystals grown through the uniform radial temperature fields represented by the axial profiles shown in Figures 19 and 17.

[0051] Figure 21 is a graph showing the radial profiles of mature v-clusters in crystals grown through the uniform radial temperature fields represented by the axial profiles shown in Figures 19, 17, 15, 13, 11, and 9.

[0052] Figure 22 is a graph showing uniform and manipulated (i.e., non-uniform) profiles of $G_{\text{corrected}}$ used for simulating manipulation of the axial incorporation during crystal growth.

[0053] Figure 23 is a graph showing the effect of manipulating the radial profile of $G_{\text{corrected}}$ on the edge ring intensity.

[0054] Figure 24 is a graph showing the radial profiles of $G_{\text{corrected}}$ and G_0 in the crystal with the defect distribution shown in Figure 23.

[0055] Figure 25 is a graph showing the interfaces i_0 (flat), i_1 (concave), and i_2 (convex) used in the study of the $v/G_{\text{corrected}}$ shift depending on the interface curvature.

[0056] Figure 26 is a graph showing the temperature field in a crystal growing with a concave (i_1) interface and the temperature field in a crystal growing with a convex (i_1) interface.

[0057] Figure 27 is a graph showing the point defect concentration field (concentration of vacancies, v , and interstitials, i) near the interface in a crystal with a concave (i_1) interface.

[0058] Figure 28 is a graph showing the radial point defect concentration profiles 5 cm away from a concave (i_1) interface.

[0059] Figure 29 is a graph showing the radial point defect concentration profiles (concentration of vacancies, v , and interstitials, i) 10 cm away from a concave (i_1) interface.

[0060] Figure 30 is a graph showing the radial mature vacancy cluster density profiles in a crystal with a flat interface (i_0) and in a crystal with a concave (i_1) interface.

[0061] Figure 31 is a graph showing the point defect concentration field near the interface in a crystal with a convex (i_2) interface.

[0062] Figure 32 is a graph showing the radial point defect concentration profiles 5 cm away from a convex (i_2) interface.

[0063] Figure 33 is a graph showing the radial point defect concentration profiles 10 cm away from a convex interface (i_2).

[0064] Figure 34 is a graph showing the radial mature vacancy cluster density profiles in the crystal with a flat interface (i0), in a crystal with a concave (i1) interface, and in a crystal with a convex interface (i2).

[0065] Figure 35 is a graph showing the radial profiles of $G_{\text{corrected}}$, qualitative $G_{\text{effective}}$, and G_0 in a crystal with the defect distribution shown in Figure 23.

[0066] With respect to the Figures, corresponding reference characters indicate corresponding parts throughout the several views of the drawings.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0067] In accordance with the present invention, it has been discovered that, when attempting to grow a single crystal silicon ingot according to the Czochralski method under growth conditions such that at least a segment thereof is substantially free of agglomerated intrinsic point defects, an annular or peripheral ring (i.e., an "edge ring") of some measurable width, which extends radially inward from about the lateral surface of the ingot, may be formed which contains agglomerated vacancy defects (i.e., "D-defects") and/or oxygen clusters. More specifically, it has been discovered that, in a process for preparing a CZ single crystal silicon ingot, wherein the growth velocity, v , and the axial temperature gradient, G (or, as further detailed herein, more accurately the "corrected" or "effective" axial temperature gradient, " $G_{\text{corrected}}$ " or " $G_{\text{effective}}$ ", respectively) are controlled such that, at a given axial position, the value of $v/G_{\text{effective}}$ is substantially near the critical value of $v/G_{\text{effective}}$ over a substantial portion of the radius of the ingot (e.g., over less about 0.75 R, about 0.8 R, about 0.85 R, about 0.9 R or even about 0.95 R, as measured from the central axis toward the lateral surface), in order to form an axially symmetric region of some measurable radial width (as further detailed elsewhere herein) that is substantially free of agglomerated intrinsic point defects, an annular ring of small but detectable oxygen clusters and/or D-defects may form around this axially symmetric region (i.e., a ring located radially outward of the axially symmetric region, and extending

radially inward from about the lateral surface of the ingot to about the axially symmetric region).

[0068] It has been further discovered, however, that the intensity of such an edge ring may be reduced (i.e., the size of these small D-defects and/or oxygen clusters therein, and/or the concentration thereof, may be reduced), and preferably may be eliminated, by (i) manipulating the cooling rates of the particular segment of interest, during ingot growth, and/or (ii) radially manipulating the type and/or amount of intrinsic point defects incorporated axially into the ingot segment of interest during ingot growth. In particular, it has been discovered that rapidly cooling the segment of interest from solidification to a temperature at least about 1250 °C, and then more slowly cooling that segment from a temperature of less than about 1250 °C to about 1000 °C, as well as optionally controlling the radial variation of $G_{\text{corrected}}$ and/or $G_{\text{effective}}$ (as further defined elsewhere herein), may enable the preparation of a single crystal silicon ingot grown under the aforementioned conditions in order to reduce, and preferably eliminate, the presence of this edge ring of D-defects and/or oxygen clusters in the segment of interest.

[0069] In this regard it is to be noted that references herein to $v/G_{\text{corrected}}$ may also be applied to $v/G_{\text{effective}}$, and vice versa, given that $G_{\text{corrected}}$ and $G_{\text{effective}}$ are related by the relationships and equations detailed herein. Accordingly, unless stated otherwise, discussions provided herein which reference $G_{\text{effective}}$ apply with equal weight and relevance to $G_{\text{corrected}}$.

[0070] It is to be further noted that oxygen clusters may be detected by means known in the art, and/or as detailed elsewhere herein, including by means of copper decoration and/or etching after heat-treatment.

[0071] It is to be still further noted that, as used herein, "substantially close to the critical value of $v/G_{\text{effective}}$," as well as variations thereof, refers to an actual $v/G_{\text{effective}}$ value which is within about +/- 30% of the critical value of $v/G_{\text{effective}}$, or within about +/- 25%, about +/- 20%, about +/- 15%, about +/- 10%, or even about +/- 5%. As noted above, currently available information suggests that this critical value is about 2.5×10^{-5} cm²/sK. Accordingly, stated another way,

as used herein, "substantially close to the critical $v/G_{\text{effective}}$ value," as well as variations thereof, refers to an actual value of $v/G_{\text{effective}}$ between about $1.75 \times 10^{-5} \text{ cm}^2/\text{sK}$ and about $3.25 \times 10^{-5} \text{ cm}^2/\text{sK}$, between about $1.88 \times 10^{-5} \text{ cm}^2/\text{sK}$ and about $3.13 \times 10^{-5} \text{ cm}^2/\text{sK}$, between about $2.0 \times 10^{-5} \text{ cm}^2/\text{sK}$ and about $3.0 \times 10^{-5} \text{ cm}^2/\text{sK}$, between about $2.13 \times 10^{-5} \text{ cm}^2/\text{sK}$ and about $2.88 \times 10^{-5} \text{ cm}^2/\text{sK}$, between about $2.25 \times 10^{-5} \text{ cm}^2/\text{sK}$ and about $2.75 \times 10^{-5} \text{ cm}^2/\text{sK}$, or between about $2.38 \times 10^{-5} \text{ cm}^2/\text{sK}$ and about $2.63 \times 10^{-5} \text{ cm}^2/\text{sK}$.

A. Single Crystal Silicon Ingot and Wafer

1. The Ingot

[0072] Accordingly, in one embodiment, the present invention is directed to a process for preparing a single crystal silicon ingot, as well as a wafer obtained therefrom, in which the ingot comprises a central axis, a seed-cone, an end opposite the seed-cone and a constant diameter portion between the seed-cone and the opposite end, said constant diameter portion having a lateral surface, a radius (R) extending from the central axis to the lateral surface, and a nominal diameter of at least about 150 mm, the ingot being grown from a silicon melt and then cooled from the solidification temperature in accordance with the Czochralski method. The process comprises controlling the growth velocity, v , and the average axial temperature gradient, G , during the growth of at least a segment of the constant diameter portion of the ingot over the temperature range from solidification to a temperature of about 1200 °C, such that the ratio of $v/G_{\text{effective}}$, at a given axial position within said segment, remains substantially near the critical value of $v/G_{\text{effective}}$ over a substantial portion of the radius thereof; that is, the growth velocity and axial temperature gradient are controlled such that the ratio of $v/G_{\text{effective}}$ varies radially by less than about $\pm 30\%$, relative to the critical value of $v/G_{\text{effective}}$, over at least about 75% of the radius (as measured from the central axis and toward the lateral surface), or at least about 80%, about 85%, about 90%, about 95% or even about 100% of the radius.

[0073] As further set forth herein below, in one embodiment of the present invention, the present process further comprises controlling the cooling rate of the segment through one or more temperature ranges, in order to offset the impact of the lateral diffusion of intrinsic point defects from or towards the lateral surface of the ingot. Additionally, or alternatively, the axial temperature gradient (e.g., $G_{corrected}$ or $G_{effective}$, as further defined herein below), may be controlled, in order to alter the type and/or concentration of intrinsic point defects being incorporated into the ingot axially from the melt/solid interface, in order to offset the intrinsic point defects (i.e., vacancies) being incorporated laterally from the lateral surface of the ingot.

[0074] Regardless the manner by which suppression or elimination of the edge ring is achieved, the process of the present invention may optionally yield an ingot having a segment that comprises an axially symmetric region which has (i) a measurably radial width that may be less than or equal to about 1 R, (ii) a length, as measured along the central axis, as further defined elsewhere herein. In one embodiment, this region may be substantially free of agglomerated intrinsic point defects, wherein silicon lattice vacancies are the predominant incorporated intrinsic point defect, or alternatively wherein silicon self-interstitials are the predominant incorporated intrinsic point defect. In another embodiment, this region may contain silicon self-interstitials as the predominant incorporated intrinsic point defect, and further may optionally contain B-defects. In yet another embodiment, this region may contain silicon lattice vacancies as the predominant incorporated intrinsic point defect, and further may optionally contain agglomerated vacancy defects (voids) and/or oxygen clusters, which are detectable by means known in the art, the voids having an average radius of less than about 30 nm and the oxygen clusters having an average radius of less than about 10 nm.

[0075] In any or all of the above embodiments, the radial width of this axially symmetric region may be essentially equal to the radius of the ingot (i.e., about 1 R). Alternatively, however, the radial width of this axially symmetric region may be less than 1 R, as further detailed elsewhere herein. In such

instances, this axially symmetric region may extend from the central axis of the ingot radially outward toward the lateral surface, or alternatively it may form an annular ring located between the central axis and the lateral surface, and may be surrounded by a first annular ring, extending from about the lateral surface inward toward central, axially symmetric region. This first annular ring contains silicon lattice vacancies as the predominant intrinsic point defect, and may further contain agglomerated vacancy defects (voids) having an average radius of less than about 30 nm and/or oxygen clusters having an average radius of less than about 10 nm. In those instances wherein the axially symmetric region itself forms an annular ring, or more specifically a second annular ring (which is located radially inward of the first annular ring), it may surround an axially symmetric core which contains (i) silicon lattice vacancies as the predominant intrinsic point defect, and optionally voids having an average radius of less than about 30 nm and/or oxygen clusters having an average radius of less than about 10 nm, or (ii) silicon self-interstitials as the predominant intrinsic point defect, and optionally B-defects.

[0076] It is to be noted that the above-described axially symmetric region, which is surrounded by the first annular ring, may contain one or more additional rings or patterns of small micro-defects (which may or may not be detectable - that is, based on various modeling techniques, their existence may be recognized, but existing detection methods may not detect them). In general, small micro-defects may be defined as voids having an average radius of less than about 30 nm, oxygen clusters having an average radius of less than about 10 nm, and/or B-defects, as further detailed elsewhere herein.

[0077] It is to be further noted that the constant diameter portion of the ingot may optionally have a nominal diameter of about 200 mm, about 300 mm, or greater than about 300 mm.

[0078] It is to be still further noted that the axially symmetric region, and/or annular or peripheral ring or rings, may have (i) an axial length, as measured along the central axis, of at least about 20% of the length of the constant diameter portion of the ingot, and may optionally have a length of about 30%, about 40%, about 50%, about 60%, about 70%, about 80%, about 90%, or

even about 100% of the length of the constant diameter portion of the ingot (the length, for example, ranging from about 10% to about 100%, or about 20% to about 90%, or about 30% to about 80% of the axial length of the ingot).

Additionally, the axially symmetric region, or more generally the portion of the ingot segment other than the outer, annular ring (i.e., the "edge ring" and detailed herein), may have a radial width of about 0.1 R, about 0.2 R, about 0.3 R, about 0.4 R, about 0.5 R, about 0.6 R, about 0.7 R, about 0.8 R, about 0.9 R, or even about 0.95 R (the radial width ranging, for example, from about 0.1 R to about 0.95 R, or about 0.2 R to about 0.8 R, or about 0.3 R to about 0.75 R). In this regard it is to be noted that essentially any of the various combinations of radial width and axial length may be used herein to describe an embodiment of the present invention, without departing from the scope of the present invention.

[0079] In one preferred embodiment, the growth conditions and the cooling rate are controlled in order to prevent the formation of agglomerated intrinsic point defects throughout substantially all of the axially symmetric region, thus rendering the regions substantially free of agglomerated intrinsic point defects, and furthermore to maximize radial width and/or axial length of this region. That is, in one preferred embodiment, the radial width and/or axial length of the axially symmetric region is essentially the same as the constant diameter portion of the ingot. Alternatively, however, the segment which comprises the axially symmetric region may additionally comprise an annular ring around the axially symmetric region, the ring having an axial length that is about equal to that of the axially symmetric region, and which has a radial width, as measured from about the lateral surface radially toward the central axis and to about the axially symmetric region, of less about 0.7 R, about 0.6 R, about 0.5 R, about 0.4 R, about 0.3 R, or even about 0.2 R (e.g., about 0.15 R, about 0.1 R, about 0.05 R or less), the width ranging, for example, from about 0.7 R to about 0.05 R, or from about 0.5 R to about 0.1 R, or from about 0.4 R to about 0.15 R.

[0080] Silicon lattice vacancies are the predominant incorporated intrinsic point defect in the annular ring; that is, the annular ring is vacancy-rich. Furthermore, the annular ring may optionally comprise, in one or more

embodiments thereof: (a) detectable agglomerated vacancy defects, the average size (in terms of radial length) being less than about 30 nm, about 25 nm, or even about 20 nm, and greater than about 5 nm, the average radial size being for example within the range of less than about 30 nm and greater than about 5 nm, or less than about 25 nm and greater than about 10 nm, or less than about 20 nm and greater than about 15 nm; and/or (b) detectable oxygen clusters, the average size (in terms of radial length) being less than about 10 nm, about 8 nm, or even about 6 nm, and greater than about 1 nm, the average radial size being for example within the range of less than about 10 nm and greater than about 1 nm, or less than about 8 nm and greater than about 2 nm, or less than about 6 nm and greater than about 4 nm.

[0081] In this regard it is to be noted that, in one or more embodiments noted herein, the concentration of such agglomerated vacancy defects, and/or oxygen clusters, in the annular ring may be greater than about 10^4 defects/cm³. Preferably, however, the concentration of such agglomerated vacancy defects in the annular ring is less than about 10^4 defects/cm³.

2. The Wafer

[0082] The present invention is additionally directed to a single crystal silicon wafer obtained from an ingot, as detailed herein above. More particularly, the present invention is directed to a single crystal silicon wafer having a diameter of at least about 150 mm, a central axis, a front side and a back side which are generally perpendicular to the axis, a circumferential edge, and a radius (R) extending from the central axis to the circumferential edge of the wafer. The wafer comprises an annular or peripheral ring extending radially inward from about the circumferential edge of the wafer toward the central axis, said ring (i) containing silicon lattice vacancies as the predominant intrinsic point defect, (ii) containing agglomerated vacancy defects (voids) and/or oxygen clusters which are detectable by means known in the art, said voids having an average radius of less than about 30 nm and said oxygen clusters having an average radius of less

than about 10 nm, and (iii) having an average radial width of at least about 0.05 R (e.g., at least about 0.1 R, about 0.15 R, about 0.2 R, about 0.25 R or more).

[0083] Optionally, the above-noted annular ring may surround one or more axially symmetric regions, or rings, that may contain silicon lattice vacancies or silicon self-interstitials as the predominant intrinsic point defect. More specifically, this annular ring may surround an axially symmetric region that extends radially outward from the central axis and toward the annular ring, the region having a measurable radial width of less than about 0.95 R (e.g., less than about 0.9 R, about 0.85 R, about 0.8 R, about 0.75 R, or less). This axially symmetric region may: (i) contain silicon lattice vacancies as the predominant intrinsic point defect, and may further optionally contain agglomerated vacancy defects (voids) and/or oxygen clusters, said voids having an average radius of less than about 30 nm and said oxygen clusters having an average radius of less than about 10 nm; or, (ii) contain silicon self-interstitials as the predominant intrinsic point defect, and may further contain A-defects and/or B-defects. Additionally, in those instances wherein this axially symmetric region has a radius such that it does not extend from the central axis to the annular ring, it may itself form a second annular ring, located radially inward of the first annular ring and surround a central or core region of the wafer which (i) extends radially outward from the central axis, (ii) contains silicon self-interstitials as the predominant intrinsic point defect, and (iii) optionally contains agglomerated vacancy defects (which may or may not have an average radius of less than about 30 nm, as noted elsewhere herein).

[0084] It is to be noted that the above-described axially symmetric region, which is surrounded by the first annular ring, may contain one or more additional rings or patterns of small micro-defects (which may or may not be detectable - that is, based on various modeling techniques, their existence may be recognized, but existing detection methods may not detect them). In general, small micro-defects may be defined as voids having an average radius of less than about 30 nm, oxygen clusters having an average radius of less than about 10 nm, and/or B-defects, as further detailed elsewhere herein.

[0085] Additionally, it is to be noted that, in some instances, the annular ring which extends radially inward from about the circumferential edge of the wafer, may essentially extend to about the central axis of the wafer, the wafer thus essentially contain a single region containing silicon lattice vacancies as the predominant intrinsic point defect, and further containing agglomerated vacancy defects (voids) and/or oxygen clusters, said voids having an average radius of less than about 30 nm and said oxygen clusters having an average radius of less than about 10 nm.

B. Edge Ring Phenomena

[0086] As noted above, in an attempt to prevent the formation of agglomerated intrinsic point defects, many CZ growth processes are designed to control the growth velocity, v , and the effective axial temperature gradient, G , such that, at a given axial position within the constant diameter portion of the grown ingot, and preferably over a substantial portion of the axial length of the constant diameter portion of the ingot, the ratio v/G remains substantially near the critical value of v/G over all or a substantial portion of the radius of the ingot. Stated another way, in an attempt to prevent the formation of agglomerated intrinsic point defects in the constant diameter portion of a CZ single crystal silicon ingot, the CZ process parameters (e.g., growth velocity, thermal profiles, etc.) are controlled such that the actual value of v/G over all or a substantial portion of the radius, at any given axial position within the ingot, and preferably over a substantial portion of the axial length of the ingot, remains substantially near the critical value of v/G . However, and referring now to Figures 1A and 1B herein, it has been discovered that a ring (10) near the lateral surface, or radial edge, of the constant diameter portion of the ingot (i.e., an "edge ring") may form under such growth conditions, which contains agglomerated vacancy defects (D-defects) and/or oxygen clusters. This edge ring has been observed to form in spite of the control of v/G substantially near the critical value of v/G . In fact, quite unexpectedly, this edge ring has been observed to form even when G increases along the radius of the

constant diameter portion of the ingot, particularly near the lateral surface of the ingot. That is, this edge ring, wherein vacancies are the predominant incorporated intrinsic point defect, has been observed even when G increases radially outward toward the lateral surface, thus creating a vacancy-rich region wherein interstitials would otherwise be expected to be the dominant intrinsic point defect.

[0087] Referring again to Figures 1A and 1B, typical microdefect distributions on the planes of the crystal-axes (i.e., the plane perpendicular to the axis) in two CZ crystals grown under the above-noted growth conditions are shown. It can be observed from these figures that there is a central region (11) containing small agglomerated vacancy defects (i.e., D-defects) and/or small oxygen clusters, a middle region (12) having an absence of such defects, and an outer region, or edge ring (10), with D-defects and/or oxygen clusters. The agglomerated defect distributions in the central regions are effectively explained by Voronkov's theory, which is further detailed elsewhere herein, as evident from the radial uniformity of G in the central regions (see, e.g., Figure 2A). Accordingly, maintaining the radial uniformity of G in growing CZ ingots improves the quality of these ingots in the central region. As noted above, however, Figures 1A and 1B also show regions containing oxygen clusters and/or D-defects near the lateral edges of the crystals, which is generally not explained by the radial uniformity of G ; that is, in spite of an increase in G along the radius of the crystal, vacancy-rich conditions are established near the crystal edge.

[0088] In accordance with the present invention, it has been discovered that G calculated at essentially any radial location of the crystal at the melt/solid interface, in combination with the growth velocity, v , may generally be an effective indicator of the type and concentration of intrinsic point defects initially incorporated, as well as the final, predominant intrinsic point defect type only when the actual axial temperature profile at the particular radial location of interest can be approximated by the linear variation of $1/T$, as required by Voronkov's theory, and as illustrated by equation (1), below:

$$\frac{1}{T} = \frac{1}{T_m} + \frac{1}{T_m^2} zG \quad (1)$$

wherein: T is the temperature at any fixed radial location r; m is the growth conditions at the melt/solid interface; z is the axial distance from the melt/solid interface, and G is the magnitude of axial temperature gradient.

[0089] It has additionally been discovered that, since the actual axial temperature profile cannot be approximated accurately by equation (1) using the actual G, a corrected G (i.e., $G_{\text{corrected}}$) has been devised, in accordance with the present invention, that provides a better or more acceptable fit of the actual axial temperature profile than equation (1). Thus, $G_{\text{corrected}}$ is a more accurate indicator of the presence or absence of defects, as well as the type thereof. As detailed in equation (2), below, $G_{\text{corrected}}$ may be expressed as follows:

$$\frac{1}{T_{\text{corrected}}} = \frac{1}{T_m} + \frac{1}{T_m^2} zG_{\text{corrected}} \text{ such that } \sum f(T - T_{\text{corrected}}) = 0 \quad (2)$$

wherein: T, m, and z are as defined above, with the subscript "corrected" indicating the corrected value for the noted variables; and, the function f simply describes an acceptable statistical agreement between T and $T_{\text{corrected}}$ under any viable analytical method commonly known to one of ordinary skill in the art (e.g., the least squares method). Referring now to Figure 2b, the radial variations of $G_{\text{corrected}}$ and G in the crystal segments shown in figures 1A and 1B are illustrated. It is to be noted that $G_{\text{corrected}}$ clearly varies from the actual G. The radial variation of $G_{\text{corrected}}$ also indicates that the type and/or presence, as well as the location, of agglomerated intrinsic point defects in the crystal segments shown in figures 1A and 1B can generally be explained by Voronkov's Theory only in the central regions of the crystals; that is, the presence of the edge ring cannot be explained by Voronkov's Theory.

[0090] In view of the radial uniformity of $G_{\text{corrected}}$, one would typically expect the type and/or concentration of intrinsic point defects axially incorporated

from the melt/solid interface into the growing ingot to be radially uniform in, for example, the crystals shown in Figures 1A and 1B. However, in accordance with the present invention, it has been discovered that near the edge of a crystal growing under conditions such that $v/G_{\text{corrected}}$ is near the critical value of $v/G_{\text{corrected}}$, the lateral surface-induced diffusion of intrinsic point defects (i.e., silicon lattice vacancies and/or silicon self-interstitials) strongly affects the quality of the single crystal silicon being formed (e.g., the presence or absence of defects therein, as well as the type of defects formed).

[0091] The effects of the lateral surface may be studied, for example, by simulating the defect dynamics in a CZ crystal that is grown (i) substantially close to, but slightly above, the critical $v/G_{\text{corrected}}$ conditions, (ii) through a radially uniform temperature field (i.e., a temperature field that satisfies equation (1) above at all radial positions), and (iii) has a substantially flat interface. The axial temperature profile and the radial variation of G actual, which is equal to $G_{\text{corrected}}$ in this crystal, are shown in Figures 3 and 4, respectively. The vacancy and interstitial concentrations about 5 cm away from the interface in the growing crystal are shown in Figure 5. As is evident from Figure 5, the concentrations of both the point defects are essentially radially uniform everywhere except substantially near the surface of the crystal (e.g., within about 0.25 R, about 0.2 R, about 0.15 R, about 0.1 R, or even about 0.05 R). Near the surface, however, surface induced diffusion creates vacancy-rich conditions.

[0092] At close to the critical value of $v/G_{\text{corrected}}$, in the absence of the noted surface effects, the crystal is supersaturated with silicon self-interstitials and undersaturated with silicon lattice vacancies (see, e.g., Figure 5). This profile may be generated by the lower vacancy formation energy compared to interstitials and the higher interstitial migration energy as compared to vacancies; alternatively, this profile may be generated due to other reasons, noted elsewhere herein. The vacancy concentration is therefore slightly higher than the interstitial concentration at about 5 cm away from the interface, and yet the crystal is supersaturated with interstitials. At lower temperatures (i.e., as the ingot cools), however, a continuous drop in the equilibrium concentrations of both types of intrinsic point

defects and the annihilation of silicon self-interstitials by silicon lattice vacancies (or vice versa) leads to a moderate vacancy supersaturation and interstitial undersaturation, which in turn allows for the formation of either oxygen clusters defects and/or D-defects in the central region of the crystal.

[0093] Notably, in contrast to the center of the above-noted crystals, the vacancy concentration increases near the surface beyond the axially incorporated vacancy concentration at the center of the crystal as a result of surface induced diffusion. Without being held to a particular theory, it is believed that the primary driving force for the established point defect concentration profiles near the surface is the interplay between the out-diffusion of fast diffusing interstitials, inward diffusion of vacancies, and the Frenkel reaction (wherein vacancies and interstitials are formed and consumed as part of an ongoing reaction in equilibrium). As this section of the crystal further cools, the diffusion length decreases; that is, the width of the region from the crystal surface decreases where the surface diffusion effects are strong. Further, the equilibrium concentrations of vacancies and interstitials - their concentrations at the ingot's surface - decrease rapidly with decreasing temperatures. Also, fast recombination continues to annihilate interstitials. These effects establish vacancy supersaturation and interstitial undersaturation near the crystal surface. Thus, the vacancy concentration monotonically increases from the crystal surface (from surface to center), reaches a peak, and then decreases again. The vacancy peak indicates a region where the diffusion effects, both toward the crystal surface as well as toward the crystal interior, are at a minimum. In the example shown, and referring now to Figure 6, it is to be noted that at about 10 cm away from the melt/solid interface, the interplay between the surface induced diffusion and the Frenkel reaction in the environment of decreasing temperature and decreasing equilibrium point defect concentrations establishes a vacancy peak and the vacancy supersaturated region near the crystal surface. However, the interior of the crystal is still slightly undersaturated with vacancies. As the temperature further drops, however, the crystal becomes supersaturated with vacancies everywhere by continued recombination. Thus, depending on the oxygen

concentration and the cooling rate (as further detailed elsewhere herein), agglomerated vacancy defects and/or oxygen clusters may be formed near the crystal edge. These defects form the edge ring.

[0094] D-defects are formed by the agglomeration of vacancies, while oxygen clusters are primarily formed by consuming vacancies in a CZ crystal. As the oxygen clusters have higher specific volume than silicon, the formation and growth of oxygen clusters generates stress in the silicon lattice. Stress relief takes place primarily by absorbing vacancies. In this regard it is to be noted that both oxygen clusters and D-defects can be simply represented by spherical clusters termed "v-clusters," which are assumed to form by the homogeneous agglomeration of vacancies due to the close association between vacancies and oxygen. However, it is to be further noted that while the v-cluster profile captures the D-defect profile quite well when oxygen cluster formation is negligible, the v-cluster profile is an approximate map or representation of the oxygen defect or precipitate profile when D-defect formation is negligible. The predicted v-cluster profile is a cumulative representation of D-defects and oxygen clusters when they are coextensive. In general, it can be assumed that the v-cluster profile represents the sum of the oxygen cluster and D-defect profiles in a semi-quantitative way. The well-developed representative v-cluster distribution in the simulated crystal is shown in Figure 7 (wherein $R_{cl,v}$ is the radius of v-clusters). The edge ring shown in Figure 7 contains large microdefects that can be potentially hazardous to electronic devices prepared therefrom.

[0095] It is to be further noted that, since the interplay between the lateral surface induced diffusion and the Frenkel reaction establishes the point defect concentration fields leading to the edge ring formation, this interplay may be termed "lateral incorporation." If the surface is inactive or inert, and thus does not act either as a source or a sink of the point defects, the microdefect distribution does not show any radial variation, as illustrated by Figure 8.

[0096] It is to be still further noted that the edge ring effect is typically visible when a crystal is grown close to the critical $v/G_{corrected}$ conditions when the axial incorporation of intrinsic point defects establishes comparable vacancy and

interstitial concentrations a short distance away from the interface, thus allowing the effects from lateral incorporation to be observed. In contrast, when the crystal growth conditions deviate far from the critical $v/G_{\text{corrected}}$ conditions, the dominant point defect type is primarily determined by the axial incorporation, even close to the crystal edge. This is because the effects of axial incorporation are much stronger than the effects of lateral incorporation.

C. Limiting/Controlling the Edge Ring in Single Crystal Silicon

[0097] In view of the foregoing, it is generally believed that the now common approach followed for the production of crystals free of agglomerated intrinsic point defects, which involves crystal growth substantially near the critical value of v/G and through a radially uniform temperature field, may not be effective in addressing the presence and/or intensity of the edge ring. In accordance with the present invention, therefore, it has been discovered that various approaches may be taken in order to limit and/or control the presence and/or intensity of the edge ring. Generally speaking, and as set forth in greater detail herein below, control of the edge ring may involve (i) the manipulation of the temperature field through which the crystal growth occurs, such that the lateral incorporation effects are compensated by the imposed radial variation of $G_{\text{corrected}}$ or $G_{\text{effective}}$, and/or (ii) manipulation or control of the crystal cooling rates during, and/or after the incorporation of point defects, or (iii) some combination of these two approaches. Stated another way, as further detailed herein below, the presence and/or intensity of the edge ring in a crystal grown under conditions such that v/G is substantially near the critical value thereof may be prevented or limited by controlling the cooling rate of the crystal, and/or by manipulating the axial temperature gradient (i.e., $G_{\text{corrected}}$ or $G_{\text{effective}}$) in order to affect the axial incorporation of intrinsic point defects from the melt/solid interface (thus offsetting the effects of lateral incorporation of intrinsic point defects from the lateral surface of the ingot).

1. Controlled Cooling

[0098] As previously noted, in one or more embodiments of the present invention, the cooling rate of the above-noted ingot segment may be controlled in order to limit or prevent the formation of the above-noted edge ring. More specifically, the cooling rates of a growing crystal segment through various temperature ranges may be controlled or manipulated in order to eliminate the edge ring, or alternatively minimize the intensity thereof. In particular, control of the cooling rate between about 1250 °C and the nucleation temperature for oxygen clusters or for voids at low vacancy concentrations (i.e., the temperature at which clusters begin to form), which is about 1000 °C, allows extended diffusion time for the silicon lattice vacancy and silicon self-interstitial intrinsic point defects between the time at which the point defects were axially incorporated into the growing ingot (i.e., the "effective axial incorporation") and the time at which nucleation begins. The axial incorporation is termed "effective" because the concentrations of both the point defect species still remain comparable to each other at about 1250 °C under close to v/G critical conditions, and continue to decrease by recombination. It is to be noted that the vacancy supersaturation exists near the lateral surface of the crystal in this temperature range. Reduced cooling rates in this range allow in-diffusion of interstitials from the lateral surface that recombine with vacancies, and out-diffusion of vacancies to the surface, thus reducing the vacancy concentration near the surface.

[0100] Referring now to Figure 9, the graph therein shows a reference axial temperature profile (i.e., T-profile 1) and two other temperature illustrative profiles, one having a decreased cooling rate between about 1250 °C and about 1000 °C (i.e., T-profile 2) and the other having a decreased cooling rate between about 1200 °C and about 1000 °C (i.e., T-profile 3), as compared to T-profile 1. The effect of any temperature profile can be studied by simulating the crystal growth through the same temperature profile without any radial variation. The effect of the interface shape can be eliminated by assuming a flat interface. Referring now to Figure 10, the graph therein shows the radial variations in the

predicted v-cluster sizes in the three crystals grown separately through the three temperature profiles illustrated in Figure 9. It is evident from these results that allowing the extended diffusion time between about 1250 °C and about 1000 °C reduces the intensity of the edge ring.

[0101] It is to be noted that, theoretically, very low cooling rates from the temperature of solidification to the nucleation temperature would maintain the equilibrium, or close to equilibrium, conditions at all temperatures, thus avoiding the formation of agglomerated defects. In the range of practical operation, however, crystal growth under such low cooling rates is typically not economically or technically feasible. Therefore, in addition to slow cooling between about 1250 °C and about 1000 °C, increasing the crystal cooling rate from the temperature of solidification (e.g., about 1412 °C) to about 1250 °C in order to rapidly cool the ingot segment of interest may be advantageous for a number of reasons. For example, rapid cooling through this temperature range may reduce the effect of the surface induced diffusion at higher temperatures, which is the precursor for the establishment of the vacancy supersaturation at lower temperatures in the edge-ring region. A desirable temperature profile (i.e., T-profile 4) intended to provide higher cooling rates between about 1412 °C and about 1250 °C is shown in Figure 11. The reduced intensity of the edge ring in a crystal grown through this temperature profile is shown in Figure 12.

[0102] It is to be noted that, in the range of practical operations, maintaining higher cooling rates between about 1412 °C and the nucleation temperature of agglomerated vacancy defects (e.g., about 1000 °C) is typically not highly beneficial. Accordingly, higher cooling rates between about 1412 °C and about 1250 °C are desirable, but increasing the cooling rates between about 1250 °C and 1000 °C actually reduces the diffusion time, as noted elsewhere herein. However, it is to be further noted that, depending on the cooling rate profile, the beneficial effect of higher cooling rates between about 1412 °C and about 1250 °C can still dominate the adverse effect of the higher cooling rates between about 1250 °C and about 1000 °C, as illustrated in Figures 13 and 14. A combination of higher cooling rates between about 1412 °C and about 1250 °C, and lower

cooling rates between about 1250 °C and about 1000 °C, however, is comparatively more attractive as shown in Figures 15 and 16.

[0103] It is to be still further noted that it may, at times, be more convenient to maintain either very high or very low cooling rates over a wide range of temperatures, rather than dramatically varying the cooling rates. Under such conditions, maintaining the higher cooling rates through the nucleation temperature of agglomerated defects is attractive, as it allows the formation of smaller agglomerated defects. This happens because during the nucleation of vacancies at higher cooling rates, the vacancy supersaturation does not drop very quickly, allowing the formation of a large number of microdefects. In the case of D-defects, this reduces their size, as the supply of vacancies for D-defect growth is finite. In the case of oxygen-related defects or precipitates, similar effects are present because oxygen clusters are formed by consumption of vacancies. Faster cooling also simply reduces the defect growth, by reducing the total diffusion time at higher temperatures. These effects are shown in Figures 17 and 18.

[0104] It is evident from the discussion provided herein above that, in the range of practical operations, a better control over the edge ring intensity may be achieved by higher crystal cooling rates between about 1412 °C and about 1250 °C and lower cooling rates between about 1250 °C and about 1000 °C, both as detailed elsewhere herein. Optionally, higher cooling rates below about 1000 °C may also be advantageously employed. The results of this approach are shown in Figures 19 and 20. Various combinations of cooling rate control that lead to reduced size of agglomerated defects in the edge ring are further listed or illustrated in Figure 21.

[0105] Accordingly, in one or more embodiments of the present invention, the cooling rate of the above-noted ingot segment may be controlled between the solidification temperature to a temperature of about 750 °C in order to limit or prevent the formation of the above-noted edge ring, wherein during said cooling the cooling rate of said segment is particularly controlled between about 1250 °C and about 1000 °C, in order to extend the time silicon lattice vacancies

and silicon self-interstitials may diffuse through the segment and recombine or otherwise be annihilated. Typically, the segment of interest is cooled through this temperature range, or more particularly through the temperature range of about 1225 °C and about 1025 °C, or about 1200 °C and about 1050 °C, at a rate which is less than about 0.3 °C/minute, about 0.25 °C/minute, or about 0.2 °C/minute, and is greater than about 0.025 °C/minute, about 0.05 °C/minute, or about 0.1 °C/minute, the cooling rate for example being within the range of about 0.025 and about 0.3 °C/minute, or about 0.05 and about 0.25 °C/minute, or about 0.1 and about 0.2 °C/minute.

[0106] Additionally, the ingot segment may optionally be rapidly cooled between the solidification temperature (e.g., about 1412 °C) and about 1250 °C to reduce the lateral diffusion effects causing the edge ring. Accordingly, in one embodiment, the noted ingot segment of interest is cooled through this temperature range, or more particularly between about 1400 °C and about 1275 °C, or about 1375 °C and about 1300 °C, at a rate of at least about 2.5 °C/minute, about 2.75 °C/minute, about 3 °C/minute, about 3.25 °C/minute, or even about 3.5 °C/minute, the range being for example in the range of about 2.5 to about 3.5 °C/minute, or about 2.75 to about 3.25 °C/minute.

[0107] Additionally, the ingot segment may optionally be rapidly cooled through the temperature range in which the nucleation of agglomerated vacancy defects, at lower vacancy concentrations, occurs (e.g., about 1000 °C or below). Rapid cooling decreases the size of the agglomerated defect, while increasing their density. Accordingly, in one embodiment, the noted ingot segment of interest is cooled below about 1000 °C, and more particularly between about 1000 °C and about 750 °C, or about 975 °C and about 800 °C, at a rate of at least about 0.25 °C/minute, 0.5 °C/minute, 0.75 °C/minute, about 1 °C/minute, about 1.25 °C/minute, about 1.5 °C/minute, or even about 1.75 °C/minute or more, the range being for example in the range of about 0.75 to about 1.75 °C/minute, or about 1 to about 1.5 °C/minute or more.

[0108] In this regard it is to be noted that, in one particular embodiment, the cooling rate detailed herein for a given segment of the ingot may be the

average cooling rate for that ingot segment over the defined temperature range. In an alternative embodiment, however, the cooling rate detailed herein for a given segment of the ingot may be the actual rate over the entire ingot segment within the defined temperature range; that is, the instantaneous cooling rate over the entire ingot segment, and within the defined temperature range, meets the recited cooling rate requirement.

2. Control of $G_{\text{corrected}}$ or $G_{\text{effective}}$

[0109] As previously noted, the radial uniformity of $G_{\text{corrected}}$ essentially ensures the radial uniformity of the axial incorporation of intrinsic point defects in the absence of the surface induced diffusion of intrinsic point defects. However, when operating substantially near the critical value of v/G the interplay between the surface induced diffusion and the Frenkel reaction near the lateral surface creates vacancy-rich conditions at lower temperatures, leading to the formation of the edge ring. In addition to, or as an alternative to, controlled cooling (as detailed elsewhere herein), increasing $G_{\text{corrected}}$ near the lateral surface of the ingot may be used to suppress or eliminate formation of the edge ring by compensating for the effect of the *lateral* incorporation of intrinsic point defects by controlling or altering the *axial* incorporation of intrinsic point defects. Generally speaking, this approach involves creating a temperature field such that the radial profile of $G_{\text{corrected}}$ is non-uniform.

[0110] Referring now to Figure 22, the growth of two different crystals was simulated, one under a uniform $G_{\text{corrected}}$ condition and the other under a manipulated, non-uniform $G_{\text{corrected}}$ condition. The pull rates were adjusted such that mature v -cluster sizes in both the crystals were comparable near their centers. As illustrated in Figure 23, for the crystal grown with the radially increasing $G_{\text{corrected}}$, the edge ring intensity is reduced because the relatively higher $G_{\text{corrected}}$ near the edge reduces the effect of the lateral incorporation (the relatively higher $G_{\text{corrected}}$ near the edge resulting in an increase in the axial

incorporation of interstitial point defects, thus acting to offset or compensate for the lateral incorporation of vacancy point defects).

[0111] As previously noted, it is to be noted that the actual G calculated at the interface does not indicate the quality of the incorporation as accurately as $G_{\text{corrected}}$, as shown in Figure 24. Therefore, $G_{\text{corrected}}$ is manipulated to reduce the lateral incorporation effects detailed herein. The manipulation of G is discussed in greater detail herein below.

a. Manipulation of G and/or the Melt/Solid Interface

[0112] The manipulation of $G_{\text{corrected}}$ involves the manipulation of the temperature field in the vicinity of the melt/solid interface. This can be achieved in various ways known in the art, some of which are further detailed herein below. In general, as the temperature field in the crystal can be assumed to be at quasi-steady state during growth, the temperature field in the vicinity of the melt/solid interface is fixed for a given surface temperature field under most conditions. From a practical standpoint, the ingot temperature field can be viewed as a function of the lateral surface temperature field and the interface shape. Accordingly, a hot-zone can be designed such that the desired temperature field and the radial profile of $G_{\text{corrected}}$ are achieved in the ingot being growing in it. Moreover, some tuning techniques may be used to cause or allow a change in the interface shape, without significantly affecting the temperature field on the lateral surface of the crystal. Thus, in addition to the hot-zone design, the interface shape can be manipulated to achieve the desired $G_{\text{corrected}}$ profile, as further detailed herein below.

[0113] In general, control of the average axial temperature gradient, G , may be achieved primarily through the design of the "hot zone" of the crystal puller (i.e., the graphite or other materials that makes up the heater, insulation, heat and/or radiation shields, among other things). Although the design particulars may vary depending upon the make and model of the crystal puller, in general, G may be controlled using any of the means currently known in the art for

controlling heat transfer at the melt/solid interface, including the use of such apparatus as reflectors, insulation rings, radiation shields, purge tubes, light pipes, and heaters. However, G can be controlled further by adjusting the position of the apparatus relative to the melt (typically expressed as a distance, H_r) and/or crystal (prior to and/or during crystal growth). For example, G may be controlled (e.g., radial variations therein may be minimized) by positioning such an apparatus within about one crystal diameter above the melt/solid interface. That is, the distance, H_r , may be controlled such that it is less than about 1 crystal diameter over a desired length of the constant diameter portion of the ingot (e.g., at least about 10%, about 25%, about 50%, about 75%, about 85%, about 95% or more of the axial length of the constant diameter portion of the ingot), and in some instances may be less than about 75%, 50%, 40%, 30%, 20%, or even about 10% of the diameter of the ingot, depending upon the given axial position (the distance generally being greater nearer the seed-end and decreasing toward the tail-end).

[0114] In general, controlling the distance, H_r , between the heat transfer control device and the melt surface may be accomplished either by adjusting the position of the apparatus in the hot zone (relative to the surface of the melt, for example) or by adjusting the position of the melt surface in the hot zone (relative to the device used for controlling heat transfer, for example). More specifically, control of the distance, H_r , between the heat transfer control device and the melt surface can be achieved by means known in the art, including for example the use of: (i) a vision system and a method for measuring the melt level/position inside the crystal pulling apparatus during ingot growth relative to, for example, a reflector positioned above the melt (see, e.g., R. Fuerhoff et al. in U.S. Patent No. 6,171,391, which is incorporated herein by reference); (ii) a lift or drive mechanism for raising/lowering the heat transfer control device (see, e.g., U.S. Patent No. 5,853,480, which is incorporated herein by reference); and/or (iii) a lift or drive mechanism for raising/lowering the crucible which contains the melt in those instances wherein, for example, the reflector is in a fixed position above the melt surface.

[0115] In addition to adjusting or controlling the distance between the melt surface and a device positioned above the melt for controlling heat transfer, G may alternatively or additionally be controlled by means of adjusting the power supplied to side and/or bottom heaters within the crystal puller (i.e., a heater positioned within the hot zone of the crystal puller below the crucible, around the crucible, and/or above the crucible). More specifically, G may alternatively or additionally, be controlled by adjusting the power supplied to a heater positioned below, around, or above the crucible in the hot zone of the crystal puller, by means common in the art.

[0116] In this regard it is to be noted that, generally speaking, as the growth process proceeds, the silicon melt is depleted. As a result, the crucible is typically raised in order to maintain the surface of the melt level at a substantially constant position. However, this may result in a decrease in G , because the higher crucible position acts to block radiation view paths of the crystal to colder hot zone parts and surfaces within the crystal puller, and increase the effective conduction path of heat in the crystal. In order to compensate for this decrease in G and maintain G (and thus v/G) within a desired range of values, power supplied to a bottom heater, for example, can be increased while heat radiated from a side heater is decreased (G effectively being increased by decreasing the radiation from the side heater).

[0117] It is to be further noted that the precise values for the power supplied to the bottom heater, as well as the side heater and/or upper heater, during growth of the single crystal silicon ingot will vary depending upon, among other things, the design of the hot zone and the size of the polysilicon charge. However, these values may be determined using means known in the art.

[0118] It is to be still further noted that controlling or manipulating G may be additionally or alternatively be achieved by means of controlling crucible rotation. More specifically, as set forth in U.S. Patent Application Publication No. 2004/011833 (published June 24, 2004 and entitled "Process for Preparing Single Crystal Silicon Using Crucible Rotation To Control Temperature Gradient," the entire contents of which is incorporated herein by reference), crucible rotation may

be used to control the average axial temperature gradient in the crystal, G , as a function of radius (i.e., $G(r)$), particularly at or near the central axis. Additionally, crucible rotation modulation may be utilized to obtain an axially uniform oxygen content therein.

[0119] It is to be still further noted that controlling or manipulating G , and/or the melt/solid interface shape, may be achieved by means of the method disclosed in U.S. Patent Application Publication No. 2004-0112277 (entitled "Crystal Puller and Method for Growing a Monocrystalline Ingot"), the entire contents of which is incorporated herein by reference. In particular, this application discloses a method of growing a single crystal silicon ingot which comprises: (i) forming a melt of semiconductor source material in a crucible, the melt having a surface; (ii) positioning a heat source to face the exposed upper surface portion of the melt, the heat source having an area for radiating heat to the melt sized at least 30% of the area of the exposed upper surface portion of the melt; (iii) pulling semiconductor source material from the surface of the melt such that the source material solidifies into a single crystal silicon ingot; and, (iv) selectively controlling heat transfer at the surface of the melt using the heat source.

[0120] It is to be still further noted that controlling or manipulating G , and/or the melt/solid interface shape, may be achieved by means of the method disclosed in U.S. Patent Application Serial No. 11/027,360 (filed December 30, 2004 and entitled "Electromagnetic Pumping of Liquid Silicon in a Crystal Growing Process"), the entire contents of which is incorporated herein by reference. In particular, this application discloses a method of controlling crystal growth in a crystal growing apparatus, said crystal growing apparatus having a heated crucible containing a semiconductor melt from which a single crystal silicon ingot is grown according to a Czochralski process. The ingot is grown on a seed crystal pulled from the melt, wherein method comprises: (i) applying a magnetic field to the melt, said magnetic field affecting convection in the melt; (ii) sensing a growth parameter of the ingot being pulled from the melt; (iii) comparing the sensed growth parameter to a target growth parameter to determine a power adjustment

parameter; and (iv) varying the magnetic field while the ingot is being pulled from the melt as a function of the determined power adjustment parameter to produce a pumping force in the melt to change a velocity of convective flow in the melt. This application additionally discloses a method of controlling crystal growth in a crystal growing apparatus, the apparatus having a heated crucible containing a semiconductor melt from which a monocrystalline ingot is grown according to a Czochralski process, the apparatus also having first and second coils energized to generate a magnetic field applied to the melt, the ingot being grown on a seed crystal pulled from the melt. The method comprises: (i) storing a current profile, said current profile defining currents for energizing the first and second coils as a function of a length of the ingot; (ii) energizing the first and second coils with first and second currents, respectively, defined by the current profile to produce a magnetic field applied to the melt; and (iii) varying the first and second currents according to the stored current profile, said varying the first and second currents causing the magnetic field applied to the melt to produce a pumping force in the melt, said pumping force changing a velocity of convective flow in the melt.

[0121] It is to be still further noted that in any or all of the methods set forth herein, control of G may be used in one or more embodiments of the present invention during a batch Czochralski process (wherein melt volume is depleted during the process) to render G substantially constant (e.g., G varies radially at a given axial position in the segment of interest, from about the central axis toward the lateral surface, by less than about 5%, about 4%, about 3%, about 2% or even 1%) over a substantial portion of the radius and/or axial length of the constant diameter portion of the ingot (e.g., 25%, 50%, 75%, 85%, 95% or more of the radial width and/or axial length of the constant diameter portion of the ingot), which in turn optionally enables the growth velocity (generally controlled by means of the pull rate) to be substantially constant, as well (for a given target or range of v/G values). Additionally or alternatively, G may, in these or other embodiments, vary radially (either intentionally or otherwise, as further detailed elsewhere herein) at a given axial position in the segment of interest, G for example increasing radially from about 0.75 R , 0.8 R , 0.85 R , 0.9 R , 0.95 R or more

(wherein R is the radius of the segment of interest) to about the lateral surface by at least about 5%, about 7.5%, about 10%, about 12.5%, about 15% or even 20%.

b. $G_{\text{effective}}$ and Melt/Solid Interface Shape

[0122] With respect to the melt/solid interface shape, it is to be noted that, under essentially any condition, if the curvature of the interface is significant, the critical value of $v/G_{\text{corrected}}$ may shift from its one-dimensional value. Given that the radial control of $V/G_{\text{corrected}}$ is of importance in achieving the desired radial uniformity in the defect distribution, this shift is preferably incorporated into determining the actual operating pull-rate and the radial profile of a corrected G. One way of incorporating this effect is by defining another correction to $G_{\text{corrected}}$; this "corrected $G_{\text{corrected}}$ " is termed herein $G_{\text{effective}}$.

[0123] The shift in the critical value of $v/G_{\text{corrected}}$ with the shape of the interface can be studied by simulating the defect dynamics in a CZ crystal growing through a radially uniform temperature field, which satisfies equation (1) above at essentially all radial positions. Under these conditions, $G(r)$ is equal to $G_{\text{corrected}}(r)$. Referring now to Figure 25, two typical interface shapes, concave (or i1) and convex (or i2) were studied. The temperature field is the primary driver that establishes the point defect concentration field in the vicinity of the melt/solid interface by providing the driving forces for both the recombination and the point defect diffusion. Figure 26 shows how the temperature field varies with interface shapes i1 and i2 under the imposed uniform $G_{\text{corrected}}$ conditions.

[0124] The shift in the critical value of $v/G_{\text{corrected}}$ can be explained in various ways. For example, the explanation may be provided by analyzing the interplay between the point defect diffusion and the Frenkel reaction by resolving the diffusion fluxes of the point defects in their radial and axial components in the coordinate system fixed at the center of the interface. In the case of interface i1, the temperature decreases from the center of the crystal to the edge (i.e., in the r direction). This allows a decrease in the equilibrium concentrations of the point defects in the r direction. The fast recombination of the point defects provides a

weak concentration driving force for the diffusion of vacancies and interstitials in the r direction in addition to the overwhelmingly strong diffusion driving force that already exists in the axial direction.

[0125] Vacancies and interstitials exist at their equilibrium concentrations at the melt/crystal interface. Accordingly, the vacancy concentration in the immediate vicinity of the interface is higher than the interstitial concentration. Since both the surface area across which the radial diffusion takes place and the volume of the crystal decrease from edge to center, i.e. in the $-r$ direction, the radial replenishment of interstitials is weaker when attempting to compensate for their loss from recombination by radially decreasing the temperature. The compensation by the interface does not effectively take place because of its increasing distance from the colder regions with increasing r . The interplay between this diffusion and the Frenkel reaction creates vacancy rich conditions. Thus, there is a negative shift in the critical value of $v/G_{\text{corrected}}$. Figures 27 to 30 illustrate these dynamics for interface $i1$. In contrast to the conditions illustrated for $i1$, the temperature increases in the r direction in the case of interface $i2$. This sets the concentration driving forces for the point defect diffusion in the $-r$ direction (from the edge of the crystal toward the center). Since both the surface area over which the radial diffusion takes place and the volume of the crystal decrease from the edge toward the center, i.e. the $-r$ direction, the radial replenishment of interstitials is quite effective when attempting to compensate for their loss from recombination by radially increasing the temperature. This diffusion is further aided by the axial flux of interstitials from the interface, because of its increasing vicinity to the hotter regions with increasing r . This transport, along with the Frenkel reaction, creates interstitial rich conditions. Accordingly, there is a positive shift in the critical value of $v/G_{\text{corrected}}$. Figures 31 to 34 illustrate these dynamics for $i2$.

[0126] The shift in the critical $v/G_{\text{corrected}}$ can be estimated either by experimental crystal growth or by simulated crystal growth; alternatively, a combination of both techniques can be used. First, various crystals with various interface shapes are grown with a varying pull-rate, which allows the formation of

both vacancy-type and interstitial-type agglomerated defects, separated by the V/I boundary. $G_{corrected}$ and the pull-rate at the V/I boundary provide the critical value of $v/G_{corrected}$ under the varying pull-rate conditions. The steady state $v/G_{corrected}$ can be predicted either by simulation or by using the formulation provided by, for example, Kulkarni et al. (2004) (31), below:

$$\left[\frac{V}{G_{corrected}} \right]_{x,-slope} = \left[\frac{V}{G_{corrected}} \right]_x - 7.85 (\text{mm}^2/\text{K}) \times \left[\frac{dV}{dL} \right] (\text{min}^{-1}) \quad (3)$$

$$\left[\frac{V}{G_{corrected}} \right]_{x,+slope} = \left[\frac{V}{G_{corrected}} \right]_x - 13.745 (\text{mm}^2/\text{K}) \times \left[\frac{dV}{dL} \right] (\text{min}^{-1}) \quad (4)$$

wherein: the subscript x denotes any point along the melt/solid interface ; -slope denotes the decreasing pull-rate; +slope denotes the increasing pull-rate, and L is the total length of the growing solidified ingot at a given point during the growth process. For a fixed interface shape, equation (3) is used for a continuously decreasing pull-rate, while equation (4) is used for a continuously increasing pull-rate. Prediction of the critical value of $v/G_{corrected}$ for various interface shapes allows the estimation of its shift as a function of the interface shape. For example, for a monotonically varying parabolic interface, for industrial application, this shift is quantified by the following equation:

$$\left[\frac{V}{G_{corrected}} \right]_{x,iface} = \left[\frac{V}{G_{corrected}} \right]_{x,flat} - 0.0775 (\text{mm}^2/\text{K} \cdot \text{min}) \left(\frac{a}{R} \right) \quad (5)$$

wherein: a is the distance of the deviation of the interface at the center of the crystal as shown in Figure 25 from a theoretically flat interface, and R is the radius of the crystal. The subscript "iface" denotes the critical conditions influenced by the shape of the interface, and "flat" indicates an interface that is essentially flat. In this regard it is to be noted that, once fitted, the expression

$\left[\frac{V}{G_{corrected}} \right]_{x,iface}$ is treated as a constant for a given a and R , and $\left[\frac{V}{G_{corrected}} \right]_{x,flat}$ is treated as a constant.

[0127] It is often convenient to incorporate the effect of the shift in critical $V/G_{corrected}$ with the interface shape as a change in $G_{corrected}$. The "corrected" $G_{corrected}$ can now be termed $G_{effective}$, and is simply given as:

$$G_{effective} = \left[\frac{G_{corrected}}{V} \right]_{x,flat} \times V_{x,iface} \quad (6)$$

wherein the variables noted therein as are set forth above. $V_{x,flat}$ indicates the pull-rate at the V/I boundary for a crystal with an essentially non-flat interface shape. A qualitative estimation of $G_{effective}$ for the defect distribution shown in Figure 23 is provided in Figure 35. The radial profile of $G_{effective}$ is a more accurate measure of the point defect incorporation. Thus, the radial profile of $G_{effective}$ may be manipulated to control the intensity of the edge ring, in addition to controlling the uniformity of the axial incorporation in a growing CZ crystal.

c. Alternative Processes

[0128] In view of the foregoing, it is to be noted that, in an alternative embodiment, the present invention is directed to a process for growing a single crystal silicon ingot wherein a growth velocity, v , and a corrected average axial temperature gradient, $G_{corrected}$, during the growth of at least a segment of the constant diameter portion of the ingot over the temperature range from solidification to a temperature of about 1200 °C, wherein $G_{corrected}$ is as defined by the equation:

$$1/T_{corrected} = (1/T_m) + (1/T_m^2)zG_{corrected}, \text{ such that } \sum f(T-T_{corrected}) = 0$$

as detailed herein above, such that the ratio of $v/G_{\text{corrected}}$ varies radially by less than about $\pm 30\%$, relative to the critical value of $v/G_{\text{corrected}}$, and cooling said segment from the solidification temperature to about $750\text{ }^{\circ}\text{C}$. Notably, the segment comprises an axially symmetric region which is substantially free of agglomerated intrinsic point defects and which has (i) a radial width, as measured from the central axis radially toward the lateral surface, of at least about $0.75 R$, and (ii) a length, as measured along the central axis, of at least about 10% of the length of the constant diameter portion of the ingot.

[0129] In yet another alternative embodiment, the present invention is directed to a process for growing a single crystal silicon ingot wherein a growth velocity, v , and an effective average axial temperature gradient, $G_{\text{effective}}$, during the growth of at least a segment of the constant diameter portion of the ingot over the temperature range from solidification to a temperature of about $1200\text{ }^{\circ}\text{C}$, wherein $G_{\text{effective}}$ is defined by the following equation:

$$G_{\text{effective}} = \left[\frac{G_{\text{corrected}}}{V} \right]_{x, \text{flat}} \times V_{x, \text{iface}}$$

and $G_{\text{corrected}}$ is defined by the following equation:

$$1/T_{\text{corrected}} = (1/T_m) + (1/T_m^2) \alpha G_{\text{corrected}}, \text{ such that } \int (T - T_{\text{corrected}}) = 0,$$

as detailed herein above, such that the ratio of $v/G_{\text{effective}}$ varies radially by less than about $\pm 30\%$ relative to the critical value of $v/G_{\text{effective}}$, and cooling said segment from the solidification temperature to about $750\text{ }^{\circ}\text{C}$. Notably, the segment comprises an axially symmetric region which is substantially free of agglomerated intrinsic point defects and which has (i) a radial width, as measured from the central axis radially toward the lateral surface, of at least about $0.75 R$, and (ii) a length, as measured along the central axis, of at least about 10% of the length of the constant diameter portion of the ingot.

D. Additional Features/Limitations

1. Nucleation Temperature Determination

[0130] It is to be noted that the temperature at which nucleation of agglomerated defects occurs under slow-cool conditions is dependant upon the concentration and type of predominant intrinsic point defects (vacancy or silicon self-interstitial). In general, the nucleation temperature increases with increasing concentration of intrinsic point defects. In addition, the range of nucleation temperatures for agglomerated vacancy-type defects is somewhat greater than the range of nucleation temperatures for agglomerated interstitial-type defects. Accordingly, for some embodiments of the present process, given the range of silicon self-interstitial or vacancy concentrations typically produced in Czochralski-grown single crystal silicon: (i) the nucleation temperature for agglomerated vacancy defects is generally between about 1,000 °C and about 1,250 °C; whereas, (ii) the nucleation temperature for agglomerated interstitial defects is generally between about 750 °C and about 1000 °C.

[0131] The temperature at which nucleation of the predominant intrinsic point defects occurs can be experimentally determined for a given crystal puller and process as follows. It is believed that silicon self-interstitials in a defined region of the ingot remain as point defects and do not nucleate to form agglomerated defects until that region passes through the section of the hot zone where the silicon reaches the temperature of nucleation; that is, under typical Czochralski growth conditions, the region is originally formed at the melt/solid interface and has a temperature of approximately the melt temperature of silicon. As the region is pulled away from the melt during the growth of the remainder of the ingot, the temperature of the region cools as it is pulled through the hot zone of the crystal puller. The hot zone of a particular crystal puller typically has a characteristic temperature profile, generally decreasing with increasing distances from the melt solid interface, such that at any given point in time, the region will be at a temperature approximately equal to the temperature of the section of the hot

zone occupied by the region. Accordingly, the rate at which the region is pulled through the hot zone affects the rate at which the region cools. Accordingly, an abrupt change in the pull rate will cause an abrupt change in the cooling rate throughout the ingot. Significantly, the rate at which a particular region of the ingot passes through the temperature of nucleation affects both the size and density of agglomerated defects formed in the region. Thus, the region of the ingot which is passing through the nucleation temperature at the time the abrupt change is made will exhibit an abrupt variation in the size and density of agglomerated intrinsic point defects, hereinafter referred to as a nucleation front. Because the nucleation front is formed at the time the pull rate is varied, the precise location of the nucleation front along the axis of the ingot can be compared to the position of the ingot and, correspondingly, the nucleation front within the hot zone at the time the abrupt change in pull rate was made and compared with the temperature profile of the hot zone to determine the temperature at which the nucleation of agglomerated intrinsic point defects occurs for the type and concentration of intrinsic point defects in the location of the nucleation front.

[0132] Thus, persons skilled in the art can grow a silicon ingot by the Czochralski method under process conditions designed to produce an ingot which is either vacancy rich or silicon self-interstitial rich and, by (i) making abrupt changes in the pull rate, (ii) noting the position of the ingot with respect to the temperature profile in the hot zone at the point in time in which the pull rate is changed, and (iii) observing the axial location of the nucleation front, an approximation can be made as to the temperature of nucleation for the concentration of intrinsic point defects present along the nucleation front. Additionally, since the temperature and intrinsic point defect concentration varies radially along the nucleation front, the temperature and intrinsic point defect concentration can be determined at several points along the nucleation front, and the temperature of nucleation can be plotted against the intrinsic point defect concentration to determine the temperature of nucleation as a function of intrinsic point defect concentration. The temperature of the silicon along the nucleation front can be determined using any thermal simulation method known in the art

which is capable of estimating the temperature at any location within a Czochralski reactor, such as for example, the thermal simulation described in Virzi, "Computer Modeling of Heat Transfer in Czochralski Silicon Crystal Growth," *Journal of Crystal Growth*, vol. 112, p. 699 (1991). The concentration of silicon self-interstitials may be estimated along the nucleation front using any point defect simulation method known in the art which is capable of estimating the concentration of intrinsic point defects at any point in the ingot, such as for example, the point defect simulation described in Sinno et al., "Point Defect Dynamics and the Oxidation-Induced Stacking-Fault Ring in Czochralski-Grown Silicon Crystals," *Journal of Electrochemical Society*, vol. 145, p. 302 (1998). Finally, the temperature of nucleation versus intrinsic point defect concentration can be obtained for an expanded range of temperatures and concentration by growing additional ingots under varying growth parameters to produce ingots with increased or decreased initial concentrations of intrinsic point defects, and repeating the cooling experiment and analysis described above.

[0133] In one approach, the single crystal silicon is preferably cooled through the nucleation temperature as rapidly as possible without fracturing the single crystal ingot. The cooling rate through this temperature is, therefore, preferably at least 5 °C/min., more preferably at least about 10 °C/min., more preferably at least about 15 °C/min., still more preferably at least about 20 °C/min., still more preferably at least about 30 °C/min., still more preferably at least about 40 °C/min., and still more preferably at least about 50 °C/min.

[0134] In general, the single crystal silicon may be cooled through the nucleation temperature for agglomerated intrinsic point defects by means of at least two alternative approaches. In the first approach, the entire ingot (or at least those portions which are desired to be free of agglomerated A-type interstitial defects, and optionally vacancy defects) are maintained at a temperature in excess of the nucleation temperature until the ingot tail is completed; the ingot is then detached from the melt, the heat input to the hot zone is shut down, and the single crystal silicon is moved from the hot zone of the Czochralski reactor to a chamber separate from the hot zone, such as a crystal receiving or other cooling

chamber to quench cool the entire crystal (or at least those portions which are desired to be free of agglomerated A-defects, and optionally vacancy defects). The cooling chamber may be jacketed with a heat exchanging device designed to utilize a cooling medium, for example cooling water, to remove heat from the cooling chamber at a rate sufficient to cool the single crystal silicon ingot at the desired rate, without directly contacting the single crystal silicon to the cooling medium. Alternatively, or in addition to using cooling jacket, a pre-cooled gas such as, for example, helium may be used to continuously purge the crystal receiving or other cooling chamber to facilitate more rapid cooling. Methods for removing heat from a process vessel are well known in the art, such that persons skilled in the art could employ a variety of means for removing heat from the crystal receiving or other cooling chamber without requiring undue experimentation.

[0135] In this regard it is to be noted that, as the cooling rate of a given ingot segment increase, the number density of agglomerated defects therein increases, while the size of the agglomerated defects decreases. If the cooling rate for the ingot segment is sufficiently high, the formation of agglomerated defects may essentially be avoided. Accordingly, in a second approach, a portion, preferably a large portion, of an ingot is "quenched" during crystal growth. In this approach, the hot zone of the crystal puller is designed to (i) achieve a desired value (or range of values) for v/G across the entire radius of the growing crystal, (ii) provide adequate diffusion of intrinsic point defects at temperatures intermediate of the temperature of solidification and the nucleation temperature for agglomerated intrinsic point defects, and (iii) quench cool the ingot through the nucleation temperature for agglomerated intrinsic point defects of the type which predominate in the grown crystal by applying a steep axial temperature gradient over a range of temperatures containing the nucleation temperature.

[0136] Regardless of the approach, the ingot may optionally contain, in addition to the rapidly cooled segment, at least one other segment in which agglomeration reactions are avoided (in an axially symmetric region) simply by controlling the initial concentration of intrinsic point defects, and optionally allowing

adequate time for diffusion prior to reaching the nucleation temperature therein (as described above).

[0137] As further described elsewhere herein, it is to be noted that, regardless of the manner employed for cooling to avoid the formation of agglomerated intrinsic point defects (in one or both axially symmetric regions), controlled cooling may additionally be needed to avoid the formation of nuclei which lead to the formation of oxidation induced stacking faults. More specifically, as noted above, the rate of cooling, as well as the temperature range over which controlled cooling is exercised in order to avoid the formation of agglomerated intrinsic point defects, is at least in part dependent upon the concentration of intrinsic point defects. In some instances, this concentration may be such that controlled cooling (either slow cooling, to allow for outdiffusion, or quench cooling to avoid nucleation) need only occur over a temperature range down to about 1000 °C. In such instances, as further described herein, cooling will also be controlled to avoid the formation of nuclei that lead to the formation of oxidation induced stacking faults (typically over a temperature range of from less than about 1000 °C to at least about 750 °C). However, in those instances wherein quench cooling is employed to temperatures below the temperature at which oxidation induced stacking faults are nucleated, formation of such nuclei may be avoided at the same time; that is, depending upon the oxygen content and intrinsic point defect content of the silicon, the silicon may be quenched through a temperature range that is sufficient to avoid both nucleation of agglomerated intrinsic point defects and the nucleation (and thus the formation of) oxidation induced stacking fault nuclei.

2. A-Type and/or B-type Interstitial Defects

[0138] It is to be noted that, in one or more embodiments of the present invention, the cooled ingot segment of interest may contain B-defects, a type of

defect which forms in interstitial dominated material. While the precise nature and mechanism for the formation of B-defects is not known, it has become generally accepted that B-defects are agglomerations of silicon self-interstitials which are not dislocation loops. B-defects are smaller than A-defects (an agglomerated interstitial defect) and are generally thought not to be dislocation loops, but rather to be three dimensional agglomerations which have either not grown large enough or not reached a sufficient activation energy to form dislocation loops. To-date, it is not yet clear that B-defects would negatively impact the performance of that device when present in an active electronic device region.

[0139] In any event, it has been discovered that B-defects can be readily dissolved by slicing the ingot into wafers and heat-treating the wafers, provided the B-defects have not previously been stabilized. In one approach, therefore, wafers containing unstabilized B-defects are placed in a rapid thermal annealer and the wafer is rapidly heated to a target temperature (at which the B-defects begin to dissolve) and annealed at that temperature for a relatively short period of time. In general, the target temperature is preferably at least about 1050 °C, more preferably at least about 1100 °C, more preferably at least about 1150 °C, still more preferably at least about 1200 °C, and most preferably at least about 1250 °C. The wafer will generally be held at this temperature for a period of time which depends, in part, upon the target temperature, with greater times corresponding to lower temperatures. In general, however, the wafer will be held at the target temperature for at least several seconds (e.g., at least 3), preferably for several tens of seconds (e.g., 10, 20, 30, 40, or 50 seconds) and, depending upon the desired characteristics of the wafer and the target temperature, for a period which may range up to about 60 seconds (which is near the limit for commercially available rapid thermal annealers).

[0140] Heat-treatments at lesser temperatures for extended periods appear to stabilize B-defects. For example, annealing silicon containing B-defects at 900 °C for a period of four hours can stabilize the B-defects such that they are incapable of being dissolved by heat-treatments not in excess of about 1250 °C. Thus, the temperature of the wafer is ramped up to the target temperature

relatively rapidly (e.g., at a rate of about 25 °C /sec. or more) to avoid stabilizing the defects; this can be accomplished in a rapid thermal annealer in a matter of seconds.

[0141] If desired, the heat-treatment can be carried out in a manner which also enables the dissolution of nuclei which lead to the formation of oxidation induced stacking faults (as further described here) and/or the formation of a denuded zone in the near surface region of the wafer and micro defects in the bulk of the wafer. Such a process is carried out in a rapid thermal annealer and the wafers are rapidly heated to a target temperature and annealed at that temperature for a relatively short period of time. In general, the wafer is subjected to a temperature in excess of 1150 °C, preferably at least 1175 °C, more preferably at least about 1200 °C, and most preferably between about 1200 °C and 1275 °C. This rapid thermal annealing step may be carried out in the presence of a nitriding atmosphere or non-nitriding atmosphere. Nitriding atmospheres include nitrogen gas (N₂) or a nitrogen-containing compound gas such as ammonia which is capable of nitriding an exposed silicon surface. Suitable non-nitriding atmospheres include argon, helium, neon, carbon dioxide, and other such non-oxidizing, non-nitriding elemental and compound gases, or mixtures of such gases. The wafer will generally be maintained at this temperature for at least one second, typically for at least several seconds (e.g., at least 3), preferably for several tens of seconds (e.g., 20, 30, 40, or 50 seconds) and, depending upon the desired characteristics of the wafer, for a period which may range up to about 60 seconds (which is near the limit for commercially available rapid thermal annealers).

[0142] Upon completion of heat-treatment step, the wafer can be rapidly cooled through the range of temperatures at which silicon lattice vacancies are relatively mobile in the single crystal silicon. In general, the average cooling rate within this range of temperatures is at least about 5 °C per second and preferably at least about 20 °C per second. Depending upon the desired depth of the denuded zone, the average cooling rate may preferably be at least about 50 °C per second, still more preferably at least about 100 °C per second, with cooling

rates in the range of about 100 °C to about 200 °C per second being presently preferred for some applications. Once the wafer is cooled to a temperature outside the range of temperatures at which silicon lattice vacancies are relatively mobile in the single crystal silicon, the cooling rate does not appear to significantly influence the precipitating characteristics of the wafer in some instances and thus, does not appear to be narrowly critical.

[0143] Conveniently, the cooling step may be carried out in the same atmosphere in which the heating step is carried out. The ambient preferably has no more than a relatively small partial pressure of oxygen, water vapor, and other oxidizing gases. While the lower limit of oxidizing gas concentration has not been precisely determined, it has been demonstrated that for partial pressures of oxygen of 0.01 atmospheres (atm.), or 10,000 parts per million atomic (ppma), no increase in vacancy concentration and no effect is observed. Thus, it is preferred that the atmosphere have a partial pressure of oxygen and other oxidizing gases of less than 0.01 atm. (10,000 ppma); more preferably the partial pressure of these gases in the atmosphere is no more than about 0.005 atm. (5,000 ppma), more preferably no more than about 0.002 atm. (2,000 ppma), and most preferably no more than about 0.001 atm. (1,000 ppma).

[0144] It is to be noted that the process of the present invention is in part directed to the avoidance of agglomerated defects which are known to impact the yield potential of the silicon material in the production of complex and highly integrated circuits, such agglomerated defects including agglomerated vacancy defects (e.g., D-defects) and A-defects which cannot be readily dissolved throughout the silicon wafer by a heat-treatment of the type which may be used to dissolve B-defects. Because B-defects can be readily dissolved and may not be deleterious in any event, in one embodiment the process of the present invention includes the preparation of single crystal silicon having an axially symmetric region which includes B-defects, but is otherwise substantially free of agglomerated defects. In this instance, B-defects may be treated as if they are not an agglomerated intrinsic point defect. To the extent it is desired, however, that the single crystal silicon be substantially free of all agglomerated defects,

including B-defects, the process includes the additional step of annealing wafers sliced from the B-defect containing ingot to eliminate them.

3. OISF Determination

[0145] With respect to a vacancy-dominated region (i.e., a region wherein vacancies are the predominant intrinsic point defect), it is also to be noted that, as has previously been reported (see, e.g., U.S. Pat. Nos. 5,919,302 and 6,254,672, which are incorporated herein by reference), oxygen induced stacking faults and bands of enhanced oxygen clustering typically occur just inside the V/I boundary and become more pronounced as the oxygen content increases. Without being held to any particular theory, it is generally believed that the formation or nucleation of the nuclei that may lead to the formation of oxidation induced stacking faults when exposed to suitable thermal conditions, occurs over a temperature range of from less than about 1100 °C to at least about 750 °C, the precise temperature at which nucleation occurs varying with the oxygen concentration; that is, nucleation may occur over a temperature range of from about 750 °C to about 1100 °C, depending upon the oxygen content of the single crystal silicon ingot (nucleation for higher concentrations generally occurring at higher temperatures and vice versa).

[0146] Much like the process of agglomerated intrinsic point defect formation, once nucleation occurs, growth of these OISF nuclei will continue as long as the temperature is sufficiently high for oxygen to diffuse through the silicon lattice to these nucleation sites, which act as "sinks," for the oxygen. Generally speaking, such diffusion continues to occur within a commercially practical period of time until a temperature greater than about 750 °C is reached. Accordingly, control of the cooling rate over a temperature range bound at the upper end by nucleation of OISF nuclei and the lower end by oxygen mobility enables the number and size of these nuclei to be limited (rapid cooling resulting in smaller nuclei, given that less time is allowed for diffusion and growth, and possibly fewer

or essentially no nuclei, if the ingot segment is "quenched" through the nucleation temperature here).

[0147] As noted above, in some instances, a quench process may be employed to prevent both the formation of agglomerated intrinsic point defects as well as the formation of nuclei which lead to the formation of oxidation induced stacking faults. However, an additional cooling step may be employed to control formation of OISF nuclei in those instances wherein this is not achieved, such as wherein (i) slow cooling is employed to allow for diffusion of intrinsic point defects (to suppress intrinsic point defect concentrations below critical supersaturation) down to a temperature of about 1100 °C or 1000 °C, for example, or (ii) quench cooling is employed, but through a temperature range which does not overlap, or sufficiently overlap, with the temperature range for nucleation of OISF nuclei.

[0148] Generally speaking, this additional cooling step may involve cooling the ingot segment through the temperature range described above (e.g., from about 1100 °C to about 750 °C) at a rate which is sufficient to limit the formation of OISF nuclei such that a wafer obtained from this ingot segment, upon being subject to conditions sufficient for the formation of oxidation induced stacking faults, will have an OISF concentration of less than about 50/cm², preferably less than about 40/cm², more preferably less than about 30/cm², and still more preferably less than about 20/cm² (e.g., less than about 15/cm² or even 10/cm²). Most preferably, however, formation of OISF nuclei is sufficiently limited or controlled such that a wafer obtained from the ingot segment is substantially free of oxidation induced stacking faults.

[0149] It is to be noted that, as used herein, "substantially free of oxidation induced stacking faults," as well as variations thereof, refers to a concentration which is less than the current detection limits of such defects (e.g., less than about 5/cm² or even about 3/cm²) by means common in the art.

[0150] It is to be further noted that, while the precise conditions which are sufficient to lead to the formation of oxidation induced stacking faults may vary from one wafer sample to another, the conditions for this thermal oxidation process are generally known in the art, typically involving heating the wafer for a

period of time (e.g., about 1 hour, 2 hours, 4 hours, 8 hours, 10 hours or more) at a temperature in the range of 900 °C and 1200 °C in dry oxygen, wet oxygen, or steam. For example, even a common oxygen precipitation heat treatment, which consists essentially of annealing a wafer at about 800 °C for about 4 hours and then at about 1000 °C for about 16 hours, can result in the formation of such faults.

[0151] These result can typically be achieved by cooling the ingot segment through this temperature range at a rate of at least about 1 °C/minute, with cooling rates of at least about 1.5 °C/minute, 2 °C /minute, 2.5 °C/minute, 3 °C/minute or more (e.g., about 5 °C/minute, about 10 °C/minute or more), depending upon for example the oxygen content of the silicon. More specifically, it is to be noted in this regard that the cooling rate needed to achieve the desired result is at least in part dependent upon the oxygen concentration of the silicon. For example, typically for oxygen contents ranging from about 11 to about 14.5 PPMA (parts per million atomic, ASTM standard F-121-83), a rate of at least about 1 °C/minute, 1.5 °C/minute or even 2 °C/minute may be needed, while for oxygen contents ranging from about 14.5 to about 18 PPMA or more, a rate of at least about 2 °C/minute, 2.5 °C/minute, 3 °C/minute or more may be needed.

[0152] It is to be noted, however, that in some instances the wafer may be subjected to a thermal anneal prior to further processing (such as prior to being subjected to an oxidation treatment wherein oxidation induced stacking faults are formed) in order to dissolve or otherwise alter nuclei present which lead to the formation of oxidation induced stacking faults. Stated another way, the process of the present invention may additionally include a thermal anneal, after the ingot segment has been grown and a wafer obtained therefrom, prior to an oxidation treatment, in order to achieve the formation of a silicon wafer having an OISF concentration as described above.

[0153] This thermal anneal, or rapid thermal anneal, may be carried out by a number of different means described herein (see, e.g., above regarding dissolution of B-defects), as well as those methods described in, e.g., U.S. Pat. Nos. 5,994,761 and 6,336,968, which are incorporated herein by reference.

Generally speaking, such a treatment may involve heating the wafer to a temperature of at least about 950 °C, 1000 °C, 1100 °C, 1200 °C or more (e.g., from about 1250 °C to about 1270 °C) for a few seconds (e.g., 2, 4, 6, 8), tens of seconds (e.g., 10, 20, 30, 40), or even several minutes, depending upon the temperature employed and the size and/or number of nuclei to be dissolved. Alternatively, however, the wafer may be rapidly heated (e.g., at a rate of at least 1 °C/sec.), for example, to a temperature typically not in excess of about 1300 °C (e.g. a temperature of about 1250 °C, 1225 °C, or even 1200 °C), as described in, for example, U.S. Pat. No. 5,994,761.

4. Carbon Content

[0154] Substitutional carbon, when present as an impurity in single crystal silicon, has the ability to catalyze the formation of oxygen precipitate nucleation centers. For this and other reasons, therefore, it is preferred that the single crystal silicon ingot have a low concentration of carbon. That is, the concentration of carbon in the single crystal silicon is preferably less than about 5×10^{16} atoms/cm³, more preferably less than 1×10^{16} atoms/cm³, and still more preferably less than 5×10^{15} atoms/cm³, as determined by means known in the art.

5. Applications

[0155] It is to be noted that wafers which are sliced from ingots grown in accordance with the present invention are suitable for use as substrates upon which an epitaxial layer may be deposited. Epitaxial deposition may be performed by means common in the art. Wafers which are sliced from ingots grown in accordance with the present invention are also suitable for use as substrates for semiconductor on insulator structures (e.g., hydrogen-implantation or bonded applications). The semiconductor on insulator composite may be formed, for example, as described in Iyer et al., U.S. Patent No. 5,494,849. The present

wafers may be employed in such applications as the substrate wafer or the device layer.

[0156] Furthermore, it is also to be noted that wafers prepared in accordance with the present invention are suitable for use in combination with hydrogen or argon annealing treatments, such as the treatments described in European Patent Application No. 503,816 A1.

6. Crystal Pulling Apparatus

[0157] It is to be noted that the process of the present invention may generally be carried out using equipment commercially available and/or designed using means common in the art. However, one particular embodiment of a crystal puller that may be suitable for use in accordance with the present invention is set forth in detail in U.S. Patent No. 6,846,539, the entire contents of which are incorporated herein by reference.

7. Detection of Agglomerated Defects and Oxidation Induced Stacking Faults

[0158] Agglomerated defects may be detected by a number of different techniques. For example, flow pattern defects, or D-defects, are typically detected by preferentially etching the single crystal silicon sample in a Secco etch solution for about 30 minutes, and then subjecting the sample to microscopic inspection (see, e.g., H. Yamagishi et al., *Semicond. Sci. Technol.* 7, A135 (1992)). Although standard for the detection of agglomerated vacancy defects, this process may also be used to detect A-defects. When this technique is used, such defects appear as large pits on the surface of the sample when present.

[0159] Additionally, agglomerated intrinsic point defects may be visually detected by decorating these defects with a metal capable of diffusing into the single crystal silicon matrix upon the application of heat. Specifically, single crystal silicon samples, such as wafers, slugs, or slabs, may be visually inspected

for the presence of such defects by first coating a surface of the sample with a composition containing a metal capable of decorating these defects, such as a concentrated solution of copper nitrate. The coated sample is then heated to a temperature between about 900 °C and about 1000 °C for about 5 minutes to about 15 minutes in order to diffuse the metal into the sample. The heat treated sample is then cooled to room temperature, thus causing the metal to become critically supersaturated and precipitate at sites within the sample matrix at which defects are present.

[0160] After cooling, the sample is first subjected to a non-defect delineating etch in order to remove surface residue and precipitants by treating the sample with a bright etch solution for about 8 to about 12 minutes. A typical bright etch solution comprises about 55 percent nitric acid (70% solution by weight), about 20 percent hydrofluoric acid (49% solution by weight), and about 25 percent hydrochloric acid (concentrated solution).

[0161] The sample is then rinsed with deionized water and subjected to a second etching step by immersing the sample in, or treating it with, a Secco or Wright etch solution for about 35 to about 55 minutes. Typically, the sample will be etched using a Secco etch solution comprising about a 1:2 ratio of 0.15 M potassium dichromate and hydrofluoric acid (49% solution by weight). This etching step acts to reveal, or delineate, agglomerated defects which may be present.

[0162] In an alternative embodiment of this "defect decoration" process, the single crystal silicon sample is subjected to a thermal anneal prior to the application of the metal-containing composition. Typically, the sample is heated to a temperature ranging from about 850 °C to about 950 °C for about 3 hours to about 5 hours. This embodiment is particularly preferred for purposes of detecting B-type silicon self-interstitial agglomerated defects. Without being held to a particular theory, it is generally believed that this thermal treatment acts to stabilize and grow B-defects, such that they may be more easily decorated and detected.

[0163] Agglomerated vacancy defects may also be detected using laser scattering techniques, such as laser scattering tomography, which typically have a lower defect density detection limit than other etching techniques.

[0164] In general, regions of interstitial and vacancy dominated material free of agglomerated defects can be distinguished from each other and from material containing agglomerated defects by the copper decoration technique described above. Regions of defect-free interstitial dominated material contain no decorated features revealed by the etching, whereas regions of defect-free vacancy dominated material (prior to a high-temperature oxygen nuclei dissolution treatment as described above) contain small etch pits due to copper decoration of the oxygen nuclei.

[0165] The detection of oxidation induced stacking faults may be achieved by means common in the art. Generally speaking, however, this method involves the steam oxidation of a silicon wafer surface followed by a decorative etch (e.g., Wright etch). The wafer is then inspected under a microscope (e.g., Normarski) and the stacking faults are counted.

8. Definitions

[0166] It is to be noted that, as used herein, the following phrases shall have the given meanings: "agglomerated intrinsic point defects" or simply "agglomerated defects" mean defects caused (i) by the reaction in which vacancies agglomerate or (ii) by the reaction in which self-interstitials agglomerate; "agglomerated vacancy defects" shall mean agglomerated vacancy point defects caused by the reaction in which silicon lattice vacancies agglomerate, examples include D-defects, flow pattern defects, gate oxide integrity defects, crystal originated particle defects, and crystal originated light point defects; "agglomerated interstitial defects" shall mean agglomerated intrinsic point defects caused by the reaction in which silicon self-interstitial atoms agglomerate to form A-defects (including dislocation loops and networks) and B-defects; "B-defects" shall mean agglomerated interstitial defects which are smaller

than A-defect and which are capable of being dissolved if subjected to a heat treatment as further described herein; "radius" shall mean the minimum distance measured from a central axis to a circumferential edge of a single crystal silicon sample, such as a wafer, ingot, slug, or slab; "substantially free of agglomerated intrinsic point defects" shall mean a concentration (or size) of agglomerated defects which is less than the detection limit of these defects, which is currently about 10^4 defects/cm³; "vacancy dominated" and "self-interstitial dominated" shall mean material in which the intrinsic point defects are predominantly vacancies or self-interstitials, respectively; and, "visual detection of agglomerated intrinsic point defects," as well as variations thereof, shall refer to the detection of such defects using the naked eye under ordinary incandescent or fluorescent light sources, or optionally collimated or other enhanced light sources, and without the use of any instrumentation which would otherwise aid in defect detection or result in defect magnification, such as optical or infrared microscopy, X-ray diffraction, or laser scattering.

- - -

9. Example

[0167] The following non-limiting example is provided to further illustrate and explain the present invention. The invention should not be limited to any of the details provided herein.

[0168] A 300 mm single crystal silicon ingot is grown from a silicon melt using the Czochralski method such that the cooling rate from the temperature of solidification (about 1412 °C) and about 1250 °C generally decreases from about 3.4 °C/min to about 2.8 °C/min. The cooling rate is then reduced to about 0.2 °C/min over the temperature range between about 1250 °C and about 1000 °C. Then, the cooling rate is increased to about 2.0 °C/min at about 1000 °C and allowed to gradually decrease to about 1.3 °C/min at about 800 °C.

[0169] A wafer is then sliced from the grown ingot and analyzed for the presence of agglomerated vacancy defects and oxygen clusters. It is observed

that the wafer comprises an annular ring extending radially inward from about the circumferential edge of the wafer toward the central axis. The ring comprises (i) silicon lattice vacancies as the predominant intrinsic point defect, (ii) agglomerated vacancy defects and/or oxygen clusters such that the v-cluster radius is less than about 8 nm, the ring having an average radial width of about 17 cm. Specifically, the v-cluster radius increases gradually from about 5 nm at about the circumferential edge to about 8 nm at about 12.5 cm from said edge. The v-cluster radius then decreases to about 0 nm before a distance of about 17 nm from said edge.

- - -

[0170] It is to be noted that the present invention is not limited to the above embodiments and can be variously modified. The above description of the various embodiments is intended only to acquaint others skilled in the art with the invention, its principles, and its practical application so that others skilled in the art may adapt and apply the invention in its numerous forms, as may be best suited to the requirements of a particular use.

[0171] With reference to the use of the word(s) comprise or comprises or comprising in this entire specification (including the claims below), unless the context requires otherwise, these words are used on the basis and clear understand that they are to be interpreted inclusively, rather than exclusively, and applicants intend each of those words to be so interpreted in construing this entire specification.

What is claimed is:

1. A process for growing a single crystal silicon ingot in which the ingot comprises a central axis, a seed-cone, an end opposite the seed-cone and a constant diameter portion between the seed-cone and the opposite end, said constant diameter portion having a lateral surface, a radius (R) extending from the central axis to the lateral surface, and a nominal diameter of at least about 150 mm, the ingot being grown from a silicon melt and then cooled from the solidification temperature in accordance with the Czochralski method, the process comprising:

controlling (i) a growth velocity, v, and (ii) an average axial temperature gradient, G, during the growth of at least a segment of the constant diameter portion of the ingot over the temperature range from solidification to a temperature of about 1200 °C, such that the ratio of v/G, at a given axial position within said segment, varies radially by less than about ±30%, relative to the critical value of v/G, over about 0.75 R, as measured from the central axis toward the lateral surface; and,

cooling said segment from the solidification temperature to at least about 750 °C, wherein during said cooling the cooling rate of said segment is controlled (i) from the solidification temperature to a temperature of at least about 1250 °C, such that said segment cools at a rate of at least about 2.5 °C/minute, and (ii) between a temperature of less than about 1250 °C and about 1000 °C, such that said segment cools at a rate of between about 0.3 and about 0.025 °C/minute.

2. The process of claim 1, wherein G is $G_{\text{corrected}}$, as defined by the following equation:

$$\frac{1}{T_{\text{corrected}}} = \frac{1}{T_m} + \frac{1}{T_m^2} z G_{\text{corrected}} \text{ such that } \sum f(T - T_{\text{corrected}}) = 0$$

wherein: T is the temperature of at any fixed radial location, r, within the segment; m is the growth conditions at the melt/solid interface; z is the axial distance from

the melt/solid interface at the given radial location; and, the function f denotes an acceptable statistical agreement between T and $T_{corrected}$.

3. The process of claim 1, wherein G is $G_{effective}$, as defined by the following equation:

$$G_{effective} = \left[\frac{G_{corrected}}{V} \right]_{x, flat} \times V_{x, iface}$$

and $G_{corrected}$ is defined by the following equation:

$$\frac{1}{T_{corrected}} = \frac{1}{T_m} + \frac{1}{T_m^2} z G_{corrected} \text{ such that } \sum f(T - T_{corrected}) = 0$$

wherein: $G_{effective}$ represents a revision to $G_{corrected}$ to account for the deviation in the interface shape from a flat profile; T is the temperature of at any fixed radial location, r , within the segment; m is the growth conditions at the melt/solid interface; z is the axial distance from the interface at the given radial location; the function f denotes an acceptable statistical agreement between T and $T_{corrected}$; the subscript x denotes the critical conditions; flat denotes a flat interface; and, iface denotes any non-flat interface.

4. The process of claim 1, wherein said constant diameter portion of said ingot has a nominal diameter of about 200 mm.

5. The process of claim 1 wherein, upon cooling, said segment comprises an axially symmetric region which has (i) a measurable radial width that is less than or equal to about 1 R, and (ii) a length, as measured along the central axis, of at least about 10% of the length of the constant diameter portion of the ingot.

6. The process of claim 5, wherein the axially symmetric region is substantially free of agglomerated intrinsic point defects.
7. The process of claim 5, wherein silicon lattice vacancies are the predominant intrinsic point defect in the axially symmetric region.
8. The process of claim 7, wherein the axially symmetric region additionally contains detectable agglomerated vacancy defects and/or oxygen clusters therein, the voids having an average radius of less than about 30 nm and the oxygen clusters having an average radius of less than about 10 nm.
9. The process of claim 5, wherein silicon self-interstitials are the predominant intrinsic point defect in the axially symmetric region.
10. The process of claim 9, wherein the segment additionally contains B-defects.
11. The process of claim 5, wherein the axially symmetric region extends from the central axis of the ingot radially outward toward the lateral surface for a radial width that is less than about 0.95 R.
12. The process of claim 5, wherein the wafer further comprises a first annular ring extending radially inward from about the lateral surface toward the axially symmetric region, wherein:
 - said first annular ring comprises silicon lattice vacancies as the predominant intrinsic point defect; and
 - said first annular ring further comprises agglomerated vacancy defects having an average radius of less than about 30 nm and/or oxygen clusters having an average radius of less than about 10 nm.

13. The process of claim 12, wherein the axially symmetric region forms a second annular ring that surrounds an axially symmetric core that contains silicon lattice vacancies as the predominant intrinsic point defect and, optionally, voids having an average radius of less than about 30 nm and/or oxygen clusters having an average radius of less than about 10 nm.

14. The process of claim 12, wherein the axially symmetric region forms a second annular ring that surrounds an axially symmetric core that contains silicon self-interstitials as the predominant intrinsic point defect and, optionally, B-defects.

15. The process of claim 12, wherein the first annular ring has a radial width, as measured from about the lateral surface radially toward the central axis, of less than about 0.25 R.

16. The process of claim 1, wherein said control of the cooling rate from the solidification temperature to a temperature of at least about 1250 °C is such that said segment cools at a rate between about 2.5 °C/minute and about 3.5 °C/minute.

17. The process of claim 1, wherein said process further comprises controlling the cooling rate of said segment between about 1000 °C and about 750 °C, such that said segment cools at a rate of at least about 0.25 °C/minute.

18. The process of claim 1, wherein the ratio of v/G varies radially by less than about $\pm 5\%$ relative to the critical value of v/G .

19. The process of claim 1, wherein G for said segment, at a given axial position therein, varies radially from the about central axis to about 0.75 R by less than about 5%.

20. The process of claim 19, wherein G_0 for said segment, at a given axial position therein, increases radially from about 0.75 R to about the lateral surface by at least 5%.

21. The process of claim 1, wherein the cooling rate of said segment is controlled (i) from the solidification temperature to a temperature of at least about 1250 °C, such that said segment cools at an average rate of at least about 2.5 °C/minute, and (ii) between a temperature of less than about 1250 °C and about 1000 °C, such that said segment cools at an average rate of between about 0.3 and about 0.025 °C/minute.

22. A process for growing a single crystal silicon ingot in which the ingot comprises a central axis, a seed-cone, an end opposite the seed-cone and a constant diameter portion between the seed-cone and the opposite end, said constant diameter portion having a lateral surface, a radius (R) extending from the central axis to the lateral surface, and a nominal diameter of at least about 150 mm, the ingot being grown from a silicon melt and then cooled from the solidification temperature in accordance with the Czochralski method, the process comprising:

controlling (i) a growth velocity, v , and (ii) a corrected average axial temperature gradient, $G_{\text{corrected}}$, during the growth of at least a segment of the constant diameter portion of the ingot over the temperature range from solidification to a temperature of about 1200 °C, wherein $G_{\text{corrected}}$ is defined by the following equation:

$$1/T_{\text{corrected}} = (1/T_m) + (1/T_m^2)zG_{\text{corrected}}, \text{ such that } \sum f(T - T_{\text{corrected}}) = 0$$

wherein: T is the temperature of at any fixed radial location, r , within the segment; m is the growth conditions at the melt/solid interface; z is the axial distance from the interface at the given radial location; and, the function f denotes an

acceptable statistical agreement between T and $T_{corrected}$; such that the ratio of $v/G_{corrected}$, at a given axial position within said segment, varies radially by less than about $\pm 30\%$, relative to the critical value of $v/G_{corrected}$; and, cooling said segment from the solidification temperature to about $750\text{ }^\circ\text{C}$.

23. A process for growing a single crystal silicon ingot from a silicon melt wherein the melt/solid interface between the ingot and the silicon melt is not flat, the ingot comprising a central axis, a seed-cone, an end opposite the seed-cone, and a constant diameter portion between the seed-cone and the opposite end, said constant diameter portion having a lateral surface, a radius (R) extending from the central axis to the lateral surface, and a nominal diameter of at least about 150 mm , the ingot being grown in accordance with the Czochralski method, the process comprising:

controlling (i) a growth velocity, v , and (ii) an effective average axial temperature gradient, $G_{effective}$, during the growth of at least a segment of the constant diameter portion of the ingot over the temperature range from solidification to a temperature of about $1200\text{ }^\circ\text{C}$, wherein $G_{effective}$ is defined by the following equation:

$$G_{effective} = \left[\frac{G_{corrected}}{v} \right]_{x,flat} \times v_{x,iface}$$

and $G_{corrected}$ is defined by the following equation:

$$1/T_{corrected} = (1/T_m) + (1/T_m^2)zG_{corrected}, \text{ such that } \sum f(T-T_{corrected}) = 0$$

wherein: $G_{effective}$ represents a revision to $G_{corrected}$, revised to account for the deviation in the interface shape from a flat profile; T is the temperature of at any fixed radial location, r , within the segment; m is the growth conditions at the melt/solid interface; z is the axial distance from the interface at the given radial

location; the function f denotes an acceptable statistical agreement between T and $T_{\text{corrected}}$; the subscript x denotes the critical conditions; flat denotes a flat interface; iface denotes any non-flat interface; such that the ratio of $v/G_{\text{effective}}$, at a given axial position within said segment, varies radially by less than about $\pm 30\%$, relative to the critical value of $v/G_{\text{effective}}$; and,

cooling said segment from the solidification temperature to about 750°C .

24. A single crystal silicon wafer having a diameter of at least about 150 mm, a central axis, a front side and a back side that are generally perpendicular to the axis, a circumferential edge, and a radius (R) extending from the central axis to the circumferential edge of the wafer, the wafer comprises an annular ring extending radially inward from about the circumferential edge of the wafer toward the central axis, said ring (i) containing silicon lattice vacancies as the predominant intrinsic point defect, (ii) containing agglomerated vacancy defects and/or oxygen clusters, said agglomerated vacancy defects having an average radius of less than about 30 nm and said oxygen clusters having an average radius of less than about 10 nm, and (iii) having an average radial width of at least about $0.05 R$.

25. The wafer of claim 24 wherein the annular ring is a first annular ring, said first annular ring surrounding an axially symmetric region comprising silicon lattice vacancies as the predominant intrinsic point defect, the region having a measurable radial width of less than about $0.95 R$.

26. The wafer of claim 25 wherein the axially symmetric region contains agglomerated vacancy defects and/or oxygen clusters, said agglomerated vacancy defects having an average radius of less than about 30 nm and said oxygen clusters having an average radius of less than about 10 nm.

27. The wafer of claim 25 wherein the axially symmetric region contains silicon self-interstitials as the predominant intrinsic point defect, and optionally contains B-defects.

28. The wafer of claim 27, wherein the axially symmetric region is substantially free of agglomerated intrinsic point defects.

29. The wafer of claim 25, wherein said axially symmetric region is a second annular ring that further surrounds an axially symmetric core, said axially symmetric core extending radially outward from the central axis toward the second annular ring, and further wherein said axially symmetric core comprises silicon lattice vacancies as the predominant intrinsic point defect.

30. The wafer of claim 24 wherein the annular ring extends from the circumferential edge of the wafer to about the central axis of the wafer.

31. The wafer of claim 24, wherein said wafer has a diameter of about 200 mm.

32. The wafer of claim 24, wherein said wafer comprises both detectable agglomerated vacancy defects and detectable oxygen clusters.

33. The wafer of claim 32 wherein said agglomerated vacancy defects have an average radial width of from about 5 nm to about 25 nm, and wherein said oxygen clusters have an average radial width of from about 2 nm to about 8 nm.

34. The wafer of claim 32 wherein said annular ring surrounds an axially symmetric region which is substantially free of micro-defects, or which comprises one or more additional rings or patterns of voids having an average radius of less

than about 30 nm, oxygen clusters having an average radius of less than about 10 nm, and/or B-defects.

FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B





FIG. 3



5/36

FIG. 4




FIG. 5




FIG. 6




FIG. 7





FIG. 8



10/36

FIG. 9




FIG. 10




FIG. 11






FIG. 12



14/36

FIG. 13



15/36

FIG. 14




FIG. 15




FIG. 16




FIG. 17





FIG. 18



20/36

FIG. 19




FIG. 20




FIG. 21






FIG. 22



24/36

FIG. 23



25/36

FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28





FIG. 29



31/36

FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35

