



(22) Date de dépôt/Filing Date: 2001/03/22

(41) Mise à la disp. pub./Open to Public Insp.: 2001/10/11

(30) Priorité/Priority: 2000/04/11 (09/546,510) US

(51) Cl.Int.⁷/Int.Cl.⁷ H02H 3/16, H01H 83/00


(71) Demandeur/Applicant:
SQUARE D COMPANY, US

(72) Inventeurs/Inventors:
WONG, KON B., US;
GRATTAN, BRIAN G., US;
HAUN, ANDY A., US;
LARSON, BRETT E., US;
DVORAK, ROBERT F., US

(74) Agent: MARKS & CLERK

(54) Titre : CIRCUIT DE DETECTION DES DEFAILLANCES ELECTRIQUES AVEC BLOC D'ALIMENTATION DOUBLE
MODE

(54) Title: ELECTRICAL FAULT DETECTION CIRCUIT WITH DUAL-MODE POWER SUPPLY



(57) Abrégé/Abstract:

An arcing fault protection assembly and a corresponding method determine whether arcing is present in electrical circuits. The assembly powers-up quickly without dissipating excessive heat while power is being supplied to the assembly. The assembly comprises a sensor, a broadband noise circuit, a controller, and a dual-mode power supply. The sensor detects a current flowing in an electrical circuit and develops a corresponding sensor signal. The broadband noise circuit determines the presence of broadband noise in the sensor signal and produces a corresponding output signal. The controller processes the sensor signal and the output signal in a predetermined fashion to determine whether an arcing fault is present in the circuit. The

(57) **Abrégé(suite)/Abstract(continued):**

dual-mode power supply supplies power to the sensor, broadband noise circuit and controller using a first mode and later switching to a second mode. The first mode reaches steady state faster than the second mode.

ABSTRACT

An arcing fault protection assembly and a corresponding method determine whether arcing is present in electrical circuits. The assembly powers-up quickly without dissipating excessive heat while power is being supplied to the assembly. The assembly comprises a sensor, a broadband noise circuit, a controller, and a dual-mode power supply. The sensor detects a current flowing in an electrical circuit and develops a corresponding sensor signal. The broadband noise circuit determines the presence of broadband noise in the sensor signal and produces a corresponding output signal. The controller processes the sensor signal and the output signal in a predetermined fashion to determine whether an arcing fault is present in the circuit. The dual-mode power supply supplies power to the sensor, broadband noise circuit and controller using a first mode and later switching to a second mode. The first mode reaches steady state faster than the second mode.

ELECTRICAL FAULT DETECTION CIRCUIT WITH DUAL-MODE POWER SUPPLY

FIELD OF THE INVENTION

The present invention relates to the protection of electrical circuits and, more particularly, to the detection of arcing faults in an arcing fault protection assembly which includes a dual-mode power supply to power up the assembly quickly using an inefficient power mode, and then switch to a more efficient power mode after the
5 second power mode reaches steady state.

BACKGROUND OF THE INVENTION

The electrical systems in residential, commercial and industrial applications
10 usually include a panelboard for receiving electrical power from a utility source. The power is then routed through protection devices to designated branch circuits supplying one or more loads. These protection devices are typically circuit interrupters, such as circuit breakers and fuses, which are designed to interrupt the electrical current if the limits of the conductors supplying the loads are surpassed.
15 The power connection to the electrical systems is reestablished either by resetting the circuit breakers or by replacing the fuses. If the cause of the overload to the system is not removed before the circuit breaker is reset or the fuse is replaced, the circuit interrupters will again interrupt the electrical current to the system. The circuit interrupters, however, will not detect the power overload until the power supplied to
20 the interrupter reaches steady state. Adjusting the power to increase the time for the circuit to reach steady state will cause the interrupter to overheat.

Typically, ground fault detectors interrupt an electric circuit due to a disconnect or trip condition, such as a current overload or ground fault. The current overload condition results when a current exceeds the continuous rating of the breaker
25 for a time interval determined by the trip current. A ground fault trip condition is created by an imbalance of currents flowing between a line conductor and a neutral conductor which could be caused by a leakage current or an arcing fault to ground.

Arcing faults are commonly defined as current through ionized gas between two ends of a broken conductor or at a faulty contact or connector, between two
30 conductors supplying a load, or between a conductor and ground. Arcing faults,

however, may not cause a conventional circuit breaker to trip. Arcing fault current levels may be reduced by branch or load impedance to a level below the trip curve settings of the circuit breaker. In addition, an arcing fault which does not contact a grounded conductor, object or person will not trip a ground fault protector.

5 There are many conditions that may cause an arcing fault, for example, corroded, worn or aged wiring, connectors, contacts or insulation, loose connections, wiring damaged by nails or staples through the insulation, and electrical stress caused by repeated overloading, lightning strikes, etc. These faults may damage the conductor insulation and cause the conductor to reach an unacceptable temperature.

10

SUMMARY OF THE INVENTION

It is an object of the present invention to provide an arc fault and ground fault detection system that includes a dual-mode power supply to quickly power up the system and allow it to detect faults quickly after power is supplied to the system, i.e.,
15 after the system is reset.

Other and further objects and advantages of the invention will be apparent to those skilled in the art from the present specification taken with the accompanying drawings and appended claims.

In accordance with one aspect of the invention, there is provided an arcing
20 fault and ground fault detection system comprising at least one sensor responsive to a current flowing in an electrical circuit for developing a corresponding sensor signal; a fault detector responsive to the sensor signal for detecting arcing faults and ground faults and producing corresponding output signals; a dual-mode power supply connected to the electrical circuit and the detector for supplying a predetermined
25 output voltage to the detector, the power supply having first and second modes with the first mode supplying the predetermined output voltage more quickly than, but drawing more supply current than, the second mode; and switching means for switching the power supply from the first mode to the second mode.

The above summary of the present invention is not intended to represent each
30 embodiment or every aspect of the present invention. This is the purpose of the drawings and detailed description which follow.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a functional block diagram of an arc fault detection system embodying the invention;

FIG. 2 is a schematic diagram of a dual-mode power supply in accordance
5 with the present invention;

FIGS. 3-8 are flow charts illustrating the operation of the invention;

FIGS. 9 and 10 are block diagrams of an arc fault detector system and ground fault sensor in accordance with the present invention.

FIG. 11 is a prior art tripping mechanism in the closed position;

10 FIG. 12 is a prior art tripping mechanism in the open position;

FIG. 13 is a prior art tripping mechanism in the closed position;

FIG. 14 is a prior art tripping mechanism in the open position

DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

15 While the invention is susceptible to various modifications and alternative forms, a specific embodiment thereof has been shown by way of example in the drawings and will be described in detail. It should be understood, however, that it is not intended to limit the invention to the particular form described but, on the contrary, the intention is to cover all modifications, equivalents and alternatives
20 falling within the spirit and scope of the invention as defined by the appended claims.

Referring now to the drawings in initially to FIG. 1, there is shown in block form an electrical fault detector system in accordance with the invention, and designated generally by the reference numeral 10. In the illustrative example, the fault detection system 10 is associated with an electrical circuit such as a 120 VAC circuit 12 which is to
25 be monitored for faults. Of course, the invention is not limited to use with a 120 VAC circuit.

At least one sensor 16 is provided in association with the 120 VAC circuit 12 for producing a signal representative of a signal condition, such as power, voltage or current, in the 120 VAC circuit 12. In the illustrated embodiment, one such sensor 16 comprises a
30 current rate-of-change sensor (di/dt). A line conductor 14 of the 120 VAC circuit 12 passes through the rate-of-change current sensor (di/dt) 16 which produces a signal representative of the rate of change of current flow in the line conductor 14. In the

illustrative embodiment, both the line conductor 14 and a neutral conductor 18 of the 120 VAC circuit 12 pass through a ground fault sensor 20 which is responsive to the current flowing through the line and neutral sides of the circuit 12 for producing an output signal on conductor 22. If the current flow through the line and neutral conductors is different, this is indicative of a ground fault.

Preferably, the di/dt sensor 16 and the ground fault sensor 20 each comprise a toroidal coil having an annular core which surrounds the relevant conductors, with a toroidal sensing coil wound helically on the core. In the sensor 16, the core may be made of magnetic material such as ferrite, iron or molded permeable powder, such that the sensor is capable of responding to rapid changes in flux. An air gap may be cut into the core in certain instances to reduce the permeability, and the core material is such that it does not saturate during the relatively high current produced by some forms of arcing, so that arc detection is still possible. The particular requirements for the construction of the toroidal coil and core for the ground fault sensor 20 may differ somewhat for those for the di/dt sensor 16, such ground fault sensors or transformers being generally known in the art.

During operation, the current in the monitored circuit 12 generates a field which induces a voltage in the di/dt sensor 16. The voltage output of the sensor 16 is primarily proportional to the instantaneous rate of change of current. The calibration of the sensor 16 may be chosen to provide a signal in a range and frequency spectrum in which arcs can be most easily distinguished from loads. This range and spectrum may vary with the application.

The di/dt sensor 16 provides an input to an arcing fault detector circuit 24 which is preferably a broadband noise detector circuit and a current fault detector circuit 26 which is preferably a current measuring circuit. The ground fault sensor 20 provides an input via conductor 22 to a ground fault detector circuit 28. In the illustrated embodiment, all of the components of the arcing fault circuit detector circuit 24, the current fault detector circuit 26 and the ground fault detector circuit 28, as well as some other circuit components to be described later, are provided on an application specific integrated circuit (ASIC) 30. Suitable output signals from the ASIC 30 are fed to a microcontroller 40 which, based on analysis and further processing of the signals provided by the ASIC 30, makes a decision as to whether to send a trip signal to an output

42 for activating a trip circuit 44 which will in effect switch the line side conductor 14 of the 120 VAC circuit 12 to an open circuit condition as indicated diagrammatically in FIG. 1, or whether to allow the line side 14 of the circuit 12 to remain connected to a load 50.

A dual-mode power supply 400 is connected to the power supply line between the trip circuit 44 and the ground-fault sensor 20 to allow the system 10 to power-up quickly and detect faults shortly after power is supplied to the system 10, e.g., after the fault detection system 10 is reset. The dual-mode power supply 400 continues to receive power from circuit 12 without dissipating excessive heat while power is being supplied to the system 10.

An example of a dual-mode power supply 400 used to supply power to the fault detector system 10 is shown in FIG. 2. The present invention, however, is not limited to the particular dual-mode power supply shown. In a first, high-power mode, the dual-mode power supply 400 powers up very quickly and is inherently inefficient, consuming power at a relatively high rate. The second mode of the dual-mode power supply 400 is much more efficient, powering up more slowly than the first mode. Initially, the dual-mode power supply 400 is set to the first mode. After the second mode reaches steady state, the dual-mode power supply 400 switches to the second mode and turns off the first mode.

At the input to the dual-mode power supply 400, a diode bridge rectifies the alternating current supplied from the power source 12. Parallel resistors 404, 406 connected to the positive pin 408 of the bridge 402 drop the supply voltage and limit the supply current. The supply current passes through a resistor 410 and a PNP transistor 412 (when this transistor is turned on) to charge a capacitor 420. The charge on the capacitor determines the voltage on the input 418 to a voltage regulator 414, and the output of this regulator 414 on conductor 424 is the output voltage +V (typically +5 VDC) of the power supply. The input voltage on line 418 is clamped by a zener diode 416 to prevent over-voltage. The input capacitor 420 also filters rippling from the voltage at input 418, and an output capacitor 422 filters rippling from the voltage at output 424.

When the power supply circuit begins to receive supply current, e.g., following a trip and reset of the breaker, the transistor 412 is turned on because its base is connected to ground through an NPN transistor 426. The transistor 412 is initially on

because its base is held low by a second NPN transistor 426, which is also initially on because its base is held high by resistor 427. When the control signal SELECT_IN goes high, the transistor 428 is turned on, which in turn turns off the transistor 426 and thus the transistor 412 turns off. Thus the control signal SELECT_IN determines
5 when the power supply circuit 400 is switched from the first mode to the second mode. This control signal may be programmed as a function of time, or may be produced in response to a predetermined +V output level.

As long as the transistor 412 is on, the capacitor 420 is charged at a fast rate because the current-limiting resistor 410 is bypassed. This quickly brings the output
10 voltage +V up to the level required to power the ASIC 30 and the microcontroller 40 so that any existing faults can be quickly detected. This is the first mode of operation of the dual-mode power supply circuit 400. Then within about 2 to 3 milliseconds, the SELECT_IN control voltage rises to turn off transistors 426 and 412, thus reducing the current flow to the capacitor 420 and the attendant power consumption.
15 This is the second mode of operation.

Referring still to FIG. 1, additional components of the ASIC 30 will next be described.

The broadband noise detector 24 comprises a high-pass filter 70 and first and second band-pass filter circuits 80, 82 which receive the rate-of-change-of-current
20 signal from the di/dt sensor 16. The band passes of these circuits 80 and 82 are selected at frequency bands which are representative of a frequency spectrum typical of arcing faults so as to substantially (statistically) eliminate signals at frequencies which may occur on the line which do not represent, that is are not due to, an arcing fault. The frequency bands of the filters 80 and 82 are chosen across the spectrum
25 from 10kHz to 100 kHz. In one example, the center frequencies are 33kHz and 58kHz. In this example, the output signal from the sensor 16 is detected (rectified) and filtered with the high-pass filter 70 with a corner frequency of 5kHz.

In the illustrative embodiment, the center frequencies are 35 kHz and 70kHz, respectively. Each of the band-pass filter circuits 80 and 82 feeds a filtered signal,
30 comprising those components of an input signal from the di/dt sensor which fall within their respective band-pass frequency bands, to respective threshold detector circuits 84 and 86.

The threshold detectors 84 and 86 are responsive to those components of the frequency signals passed by the band-pass filters 80 and 82 which are above a predetermined threshold amplitude for producing a corresponding frequency amplitude output to signal conditioning circuits 88 and 90. These circuits 88 and 90 produce a conditioned output signal in a form suitable for input into the microcontroller 40. In the illustrative embodiment, these latter signal-conditioning circuits 88 and 90 comprise ten-microsecond one-shot circuits for producing a unit pulse signal. The output pulses generated by the one-shots 88 and 90 are ANDed at an AND circuit 96 whose output is fed to a "counter" input of the microcontroller 40, as indicated in FIG. 1. In the illustrative embodiment, a one-volt threshold is utilized by both of the threshold circuits 84 and 86.

The use of the terms "band-pass filter," "threshold detector," "AND gate," and "integrator" does not limit the invention to hardware implementations of these devices. Software implementations of these functions can be utilized, provided the di/dt signal (from sensor 16) is first amplified and converted to digital values.

Referring still to FIG. 1, the current fault sensor or current measuring portion 26 of the ASIC 30 also receives the output signal of the di/dt sensor 16. An integrator circuit 100 develops a signal representative of current magnitude in response to the output of the di/dt sensor 16. This signal is fed to a further signal conditioning circuit portion 102 which includes an absolute value circuit as shown in FIG. 1 and a gain circuit 104 for producing a conditioned current output signal in a form suitable for input to the controller 40.

The absolute value circuit 102 takes signals that are both negative- and positive-going and inverts any negative-going signals to positive signals while passing through positive-going signals unchanged.

The output of the absolute value circuit 102 is fed into the gain circuit 104 which in one embodiment includes a low current gain stage and a high current gain stage. Briefly, the low current gain stage applies a relatively greater amount of gain to relatively low currents so as to increase the resolution of the current signal for relatively low current levels. On the other hand, the high current gain stage applies a relatively lower gain to relatively higher current levels in order to maintain a full range of current signal levels

through the circuit. The outputs of the respective low current and high current gain stages are fed to the microcontroller 40.

The signals supplied to the microcontroller 40 are sampled by an analog-to-digital A/D converter that may be a part of the microcontroller. In one embodiment, the output of the A/D converter is a series of 8 bit (minimum) values representing the current at a rate of 64 samples per cycle. As the frequency drifts from nominal, the time between voltage zero crossings, detected by a zero crossing detection circuit, is measured using internal timers and used to vary the sample rate to achieve a constant number of samples per cycle.

Referring still to FIG. 1, the ground fault sensor 20 feeds a ground fault amplifier 120 and an absolute value circuit 122 which form the ground fault detector circuit 28. The ground fault amplifier 120 essentially amplifies the low level difference in current flow between the line 14 and neutral 18 as detected by the ground fault sensor 20. The absolute value circuit 122 is similar in its operation and function to the absolute value circuit 102 described above in that it essentially turns negative-going signals into positive signals and passes positive-going signals through unchanged.

The line voltage is also conditioned at a circuit 130 and fed to the microcontroller for further analysis and processing. This circuit 130 includes a line voltage divider (not shown) which divides the line voltage to a lower level suitable for further processing, a difference amplifier (not shown) which takes the output of the line voltage divider and level shifts it to circuit ground to be rectified, and an absolute value circuit. The voltage from the difference amplifier (not shown) is fed through the absolute value circuit which has the same configuration and function as described above for the previously described absolute value circuits. The output of signal conditioning circuit 130 is fed to the microcontroller 40.

Referring still to FIG. 1, a watchdog circuit 140 takes a pulse input (Pulse_In) from the microcontroller 40 to check to see if the microcontroller is still active. If no pulses are present on this output from the microcontroller then a trip signal (Trip_Signal') is sent to the trip circuit by the watchdog circuit 140.

As indicated above, FIG. 1 illustrates one embodiment of an application specific integrated circuit for performing the above-described operations. Further details of the construction and operation of the circuit of FIG. 1 are described in the above-referenced

copending application, Serial No. 09/026,193, filed February 19, 1998 (attorney's docket NBD27/SQRE020), which has been incorporated by reference.

Provision of the detector circuit as an ASIC is advantageous, in that it permits the circuitry to be readily incorporated into a variety of environments. This is mainly due to
5 the small size and relatively modest power requirements of the ASIC. That is, this detector circuit can be incorporated not only in panel boards or other distribution apparatus, but could also be located at individual loads. This is true for industrial, as well as and commercial and residential applications. For example, the detector circuit ASIC could be incorporated in electrically powered industrial and/or commercial equipment or
10 machinery, as well as in consumer products such as computers, audiovisual equipment, appliances or the like.

This invention analyzes current waveforms and broadband noise to determine if arcing is present in electrical conductors. A high current arc is identified as a current waveform that has a combination of changes in current (di/dt) and broadband noise
15 (10kHz to 100kHz). The controller 40 increments a plurality of counters, which may be implemented in software, in accordance with the input signals received from the ASIC 30. Table 1 summarizes high current arcing characteristic of current waveforms and how firmware counters are incremented. Flow charts of a program that uses the counters to determine if an arc is present are illustrated in FIGs. 3-8 which are described below.

20 Conditions exist where loads have broadband noise, large (di/dt) and high currents under normal operating conditions. To distinguish between normally noisy load currents and arcing currents, the algorithms looks for different levels of (di/dt) broad band noise, high currents, decaying currents and current aspect ratios*.

Broadband noise is calculated as logically ANDing two or more frequency bands
25 in hardware as described above. If broadband noise is present then pulses are received at the microcontroller input. The pulses are counted every half cycle, stored and then reset to detect broadband noise levels in the next half cycle.

TABLE 1 (each row characterizes an arcing half cycle)

peak current (di/dt) with aspect ratio* > 2	(di/dt) (dt** = 500us)	high frequenc broad band noise***	high current (di/dt) coun arc counter	high frequency counter	
>48A	>0.328xpeak current	not required	increment	increment	unchanged
>48A	>0.328xpeak current	present	increment	increment	increment
>48A	>0.203xpeak current	required	increment	unchanged	increment
>48A	>0.25xpeak current	required	increment	increment	increment

*Aspect ratio is the area divided by the peak for one half cycle. Area is the sum of 32 samples for one half cycle.

5 **dt is the time between every other sample of the current waveform. This sample time varies dynamically with the line frequency (60 ± 4 Hz) to get better coverage of the current waveform.

 ***High frequency broadband noise is the presence of broadband noise during the first 20 half cycles on power-up of the module with a load connected and turned on, and
10 normal operation due to noisy loads at steady state (currents below 48Apeak).

Arcing and startup current waveforms are analyzed by the controller using the algorithms described in the following description and the flow charts in FIGs. 3-8.

The firmware contains the following counters and other variables:

- di/dt1 (holds the maximum di/dt one half cycle ago)
- 15 • di/dt2 (holds the maximum di/dt two half cycles ago)
- di/dt3 (holds the maximum di/dt three half cycles ago)
- di/dt4 (holds the maximum di/dt four half cycles ago)
- di/dt_counter (holds the integer number of times di/dt count has been incremented, specified in TABLE 1)
- 20 • peak1 (holds the peak current of one half cycle ago)
- peak2 (holds the peak current of two half cycle ago)
- peak3 (holds the peak current of three half cycle ago)
- peak4 (holds the peak current of four half cycle ago)
- peak5 (holds the peak current of five half cycle ago)
- 25 • high_current_arc_counter (holds the integer number of times an arcing half cycle was detected from TABLE 1)

11

- high_frequency_counter (holds the integer number of counts of high frequency of the previous half cycles)

- high_frequency_noise_counter (holds the integer number of high frequency counts during startup or steady state (currents less than 48A))

5 • missing_half cycle (true when non-arcing half cycle follows arcing half cycle)

- slow_rise (holds the value of peak1 - di/dt1)

- peak_ground_fault (holds the peak ground fault current of last half cycle)

The counters described above are incremented and cleared in the following way:

10 If (peak1 > 48A) then check the following:

 If (di/dt1 > (0.328 x peak1) and high_frequency_counter > 4 and high frequency noise counter < 16)

- increment di/dt_counter

- increment high_frequency_counter

15 • increment high_current_arc_counter

 ElseIf (di/dt1 > (0.328 x peak1))

- increment di/dt_counter

- increment high_current_arc_counter

 ElseIf (di/dt1 > (0.25 x peak1) and high_frequency_counter > 4 and

20 high_frequency_noise_counter < 16)

- increment di/dt_counter

- increment high_frequency_counter

- increment high_current_arc_counter

 ElseIf (di/dt1 > (0.203 x peak1) and high frequency counter > 4 and high

25 frequency noise counter < 16)

- increment high_frequency_counter

- increment high_current_arc_counter

If no arcing half cycle in 0.5 seconds after last arcing half cycle, then clear all counters

30 A line to neutral arc or ground fault arc is present under the following conditions of the above firmware counters:

 If (ground_fault > threshold)

12

If (peak currents > 35A for 3 half cycles and missing_half cycle is true and di/dt_counter > 1 and high_current_arc_counter > 1)

If (peak currents > 35A for 4 half cycles and missing_half cycle is true and high current_arc_counter > 2)

5 If (peak currents > 35A for 5 half cycles and missing_half cycle is true and high_current_arc_counter > 3)

If (peak currents > 35A for 5 half cycles and high current_arc_counter > 3 and di/dt1 > di/dt3 and di/dt_counter > 2)

10 If (peak currents > 35A for 5 half cycles and high_current_arc_counter > 3 and di/dt1 > di/dt3 and high_frequency_counter > 2 and di/dt_counter > 1)

If (peak currents > 35A for > 5 half cycles and < 9 half cycles and high_current_arc_counter > 3 and missing_half cycles is true)

If (peak currents > 35A for > 5 half cycles and < 9 half cycles and high_current_arc_counter > 3 and di/dt_counter > 3)

15 If (peak currents > 35A for > 5 half cycles and < 9 half cycles and high_current_arc_counter > 3 and high_frequency_counter > 1 and di/dt_counter > 2)

If (peak currents > 35A peak for > 5 half cycles and < 9 half cycles and high_current_arc_counter > 3 and high_frequency_counter > 2 and di/dt_counter > 1)

If (high_current_arc > 6)

20 Start-up Algorithms:

If (peak1 to peak4 > 35A and missing_half cycle = false) then check the following:

If (((peak1 < (peak3 - 7A)) and (peak1 < peak2)) and ((peak2 < peak3) and (peak2 < peak4 - 7A)))

25 tungsten lamp startup, clear the following counters

high_current_arc_counter

di/dt_counter

high_frequency_counter

30 Elself((peak3 > peak1) and (peak5 > peak3) and (di/dt1 < peak1 / 2) and (di/dt2 < peak2 / 2) and (di/dt3 < peak3 / 2) and ((di/dt5 + 1.4A) >= di/dt3) and ((di/dt3 + 1.4A) >= di/dt1) and (slow_rise1 > 48A))

inductive load startup, clear the following counters

13

di/dt_counter

high_frequency_counter

Note: The numerical values in the above expressions are selected for residential applications. However, specific numerical values, current levels and counter values are
 5 not limited to the above specifications, but may vary for other applications.

As further illustrated in FIGS. 9 and 10, the ground fault sensor 20 comprises a ground fault current sensing coil having an output winding 302. A ground fault neutral sensor coil having an output winding 300 is also shown in FIGS. 9 and 10. The di/dt sensor 16 is a toroidal coil having an annular core surrounding the line
 10 conductor 14, and a di/dt winding 304 and a self-test winding 306. The respective windings 300, 302, 304 form like-designated inputs to arcing fault and ground fault circuit 308 or separate circuits 310 and 312.

FIG. 9 depicts the arcing fault circuits and ground fault circuits on one integrated circuit 308, while FIG. 10 depicts the arcing fault circuits and self-test
 15 circuit on a first integrated circuit 310 with the ground fault circuits on a second integrated circuit 312. Although a trip circuit block 314 in FIG. 10 is separate from the ground fault detector system 312 and arcing fault detector system 310 blocks, it may be integrated into either block.

In an effort to conserve space, both chip-on-board technology and resistor-on-
 20 board technology may be implemented in the arcing fault detector system 10 of the present invention. The chip-on-board technology takes the silicon die of a chip, places it on a circuit board and covers it with a plastic-like coating. This saves space over the traditional method of using a standard package. A similar idea is to use ball grid array (BGA) packages. These packages save as much space as the
 25 chip-on-board technology, but have the advantage of not requiring a clean room. They do, however, require X-ray equipment to inspect the chips. Many manufacturers of silicon chips, including SVI Public Co., Ltd., and Argo Transdata Corp., are now supporting BGA's.

Resistor-on-board technology is a screening process where standard resistors
 30 are screened onto a circuit board. Although screened-on resistors are not smaller length-wise or width-wise, they are flat. Therefore, other components can be placed over them. Multek (a DII company) manufactures boards with screened-on resistors.

Conventional tripping mechanisms for ground fault circuit interrupters (GFCI) in receptacles may be implemented in conjunction with the arcing fault detector system 10. For example, FIGS. 11 and 12 illustrate a prior art GFCI receptacle tripping mechanism. FIG. 11 illustrates a tripping mechanism for a GFCI and/or AFCI receptacle in the closed position where current can flow through the receptacle to the load 50. The current originates through a pigtail or other flexible conductor 316, through a movable contact arm 318, through mating contacts 320 and to a stationary contact arm 322. The contacts 320 are held closed by a spring 324, while one end of the movable contact arm 318 is supported by and pivoted about a latch 326. A clapper arm 328 is held biased away from a trip coil 330 by a spring 332 with sufficient force to support the movable contact arm 318 in the latched position. A reset and trip indicating button 334 is normally biased into a receptacle housing 336 by a spring 338.

When the trip coil 330 is energized by turning on an SCR or equivalent to short it across the line voltage, the clapper 328 is momentarily pulled to the closed position against a pole piece 340, thereby releasing the latch 326. As seen in FIG. 12, when the clapper 328 closes and removes the support from the latch end of the movable contact arm 318, the arm 318 is free to rotate about the end of the reset button 334 at end 342. The arm 318 then rotates until it contacts stationary surface 344 and opens the contacts 320 to disconnect the load 50 from the line 14. The trip coil 330, being connected to the load side of the contacts 320, is de-energized when the contacts 320 open.

Although only one set of contacts 320 is shown in FIGS. 11 and 12, a second set of contacts and contact arms are typically provided to open both the line conductor 14 and neutral conductor 18.

In the tripped state, the trip indicator 334 is biased out of the receptacle housing 336, indicating that the device has tripped until the spring 338 is fully compressed. To reset the mechanism to its closed state, the reset button 334 is pushed into the housing 336. This causes the contact arm 318 to pivot about the stationary surface 344, raising the latch end of the contact arm 318 such that spring 332 pulls the clapper 328 back into the latched position. The reset button 334 is then released and the contacts 320 close, while latch 326 once again supports the contact arm 318.

FIGS. 13 and 14 illustrate an alternate prior art embodiment for a GFCI tripping mechanism. In the closed position, as shown in FIG. 13, when current flows to the load 50 (see FIG. 1), the current path is through a pigtail or other flexible connector 346, through a movable contact arm 348, through mating contacts 350 and to a stationary contact arm 352. A spring 354 forces a trip indicator/reset button 356 in a direction outward from the receptacle housing 358. The trip indicator/reset button 356, in turn, pushes on lever 360 in a direction to force the contacts 350 to close. A notch on the lever 360 forms a latch 364 which mates with the contact arm 348. A plunger bias spring 366 biases the plunger 368 out of a trip coil 370 and holds the lever 360 against the movable contact arm 348 in a latched position. A spring 372 biases the movable contact arm 348 toward the open position, however, latch 364 holds the contacts 350 closed.

When the trip coil 370 is energized by turning on an SCR or equivalent to short the trip coil 370 across the line voltage, the plunger 368 is drawn into the trip coil 370 against the plunger bias spring 366, as shown in FIG. 14, and moves the lever 360 so that the latch 364 is released. With the latch 364 released, the movable contact arm 348 is free to rotate about a pivot 374 under the influence of the spring 372. The contacts 350 are thereby separated, disconnecting the receptacle load 50 from the line. The trip coil 370, being connected to the load side of the contacts 350, is de-energized when the contacts 350 open.

Although only one set of contacts 350 is shown in FIGS. 13 and 14, a second set of contacts and contact arms are typically provided to open both the line conductor 14 and neutral conductor 18.

In the tripped state, as shown in FIG. 14, the trip indicator/reset button 356 extends from the receptacle housing 358, being forced outward by spring 354, to indicate that the device has tripped. To reset the mechanism to its closed state, the trip indicator/reset button 356 is pushed into the housing 358. This causes the lever 360 to move in a direction toward the movable contact arm 348. With the trip coil 370 de-energized, the plunger 368 and lever 360 are biased away from the trip coil 370 by the plunger bias spring 366. As the latch 364 on the end of the lever 360 moves past the latch surface on the movable contact arm 348, the latch 364 is engaged. After the

reset button 356 is released, the spring 354 once again forces the contacts 350 together, as described above.

While particular embodiments and applications of the present invention have been illustrated and described, it is to be understood that the invention is not limited to
5 the precise construction and compositions disclosed herein and that various modifications, changes, and variations may be apparent from the foregoing descriptions without departing from the spirit and scope of the invention as defined in the appended claims.

WHAT IS CLAIMED IS:

1. An arcing fault and ground fault protection assembly, comprising:
at least one sensor responsive to a current flowing in an electrical circuit for developing a corresponding sensor signal;
a fault detector responsive to said sensor signal for detecting arcing faults and
5 ground faults and producing corresponding output signals;
a dual-mode power supply connected to said electrical circuit and said detector for supplying a predetermined output voltage to said detector, said power supply having first and second modes with the first mode supplying said predetermined output voltage more quickly than, but drawing more supply current than, said second
10 mode, and
a switch for switching said power supply from said first mode to said second mode.
2. The arcing fault and ground fault detection system of claim 1 wherein
15 said first mode of said power supply reaches steady state faster than said second mode.
3. The arcing fault and ground fault detection system of claim 1 wherein said detector includes a microcontroller receiving power from said power supply.
- 20 4. The arcing fault and ground fault detection system of claim 3 wherein said switch sets said power supply to said first mode until said second mode reaches steady state, and said switch sets said power supply to said second mode after said second mode reaches steady state.
- 25 5. The arcing fault and ground fault detection system of claim 1 which includes a current-limiting resistor for limiting the current flow in said power supply in said second mode, and means for bypassing said current-limiting resistor in said first mode.

18

6. The arcing fault and ground fault detection system of claim 1 wherein said detector produces a trip signal in response to a determination that an arcing fault is present, said assembly further comprising:

5 a tripping mechanism which stops the current from flowing in the electrical circuit in response to said trip signal.

7. The arcing fault and ground fault detection system of claim 6 further comprising a ground fault sensor which detects a difference in current flow between a line conductor and a neutral conductor of the electrical device to determine whether a
10 ground fault is present, wherein said detector also produces said trip signal in response to a determination that a ground fault is present.

8. An arcing fault and ground fault detection system, comprising:
a sensor which detects a current flowing in an electrical circuit and develops a
15 corresponding sensor signal;
a broadband noise circuit which determines the presence of broadband noise in said sensor signal and produces a corresponding output signal;
a controller which processes said sensor signal and said output signal in a predetermined fashion to determine whether an arcing fault is present in said electrical
20 circuit;
a dual-mode power supply connected to said electrical circuit and said broadband noise circuit and said controller for supplying a predetermined output voltage thereto, said power supply having first and second modes with the first mode supplying said predetermined output voltage more quickly than, but drawing more
25 supply current than, said second mode, and
a switch for switching said power supply from said first mode to said second mode.

9. The arcing fault and ground fault detection system of claim 8 wherein
30 said first mode of said power supply reaches steady state faster than said second mode.

10. The arcing fault and ground fault detection system of claim 9 wherein said switch sets said power supply to said first mode to supply power to said broadband noise circuit and said controller until said power supply reaches steady state, and said switch sets said power supply to said second mode to supply power to said broadband noise circuit and said controller after said second power supply reaches steady state.

11. The arcing fault and ground fault detection system of claim 8 which includes a current-limiting resistor for limiting the current flow in said power supply in said second mode, and means for bypassing said current-limiting resistor in said first mode.

12. The arcing fault and ground fault detection system of claim 8 wherein said controller produces a trip signal in response to a determination that an arcing fault is present, said assembly further comprising:

a tripping mechanism which stops the current from flowing in the electrical circuit in response to said trip signal.

13. The arcing fault and ground fault detection system of claim 12 further comprising a ground fault sensor which detects a difference in current flow between a line conductor and a neutral conductor of the device to determine whether a ground fault is present, wherein said controller also produces said trip signal in response to a determination that a ground fault is present.

14. A method of powering up an arcing fault and ground fault detection system, comprising:

supplying power to said arcing fault protection assembly using a first power supply; and

switching the power to said arcing fault protection assembly to a second power supply, wherein said first power supply reaches steady state faster than said second power supply.

15. The method of claim 14 wherein said power is switched after said second power supply reaches steady state.

16. A method of powering up an arcing fault and ground fault detection system, comprising:

detecting a current flowing in an electrical circuit and developing a corresponding sensor signal;

determining the presence of broadband noise in said sensor signal and producing a corresponding output signal;

processing said sensor signal and said output signal in a predetermined fashion to determine whether a fault is present in said electrical circuit; and

supplying power to said broadband noise circuit and said controller in a first mode and then switching to a second mode, said first mode reaching steady state faster than said second mode.

15

17. The method of claim 16, wherein current from said power supply in said first mode is greater than the current from said power supply in said second mode.

18. The method of claim 16 wherein said controller produces a trip signal in response to a determination that an arcing fault is present, said method further comprising:

stopping the current from flowing in the electrical circuit in response to said trip signal.

25

19. The method of claim 18 further comprising

detecting a difference in current flow between a line conductor and a neutral conductor of the electrical circuit to determine whether a ground fault is present, and producing said trip signal in response to a determination that a ground fault is

present.

30

20. An arcing fault and ground fault protection method, comprising:


developing at least one sensor signal in response to a current flowing in an electrical circuit;

detecting arcing faults and ground faults and producing corresponding output signals in response to said sensor signal;

5 supplying a predetermined output voltage to said detector in a first mode that supplies said predetermined output voltage more quickly than, but drawing more supply current than, a second mode, and

switching said power supply from said first mode to said second mode.

FIG. 1



Mark: Clerk





FIG. 2


Harbo & Clerk


FIG. 3


MAIN

*Mark & Clerk*

ARC DETECTION ALGORITHMS


FIG. 4*Shah & Clerk*


**FIG. 5***Marks & Clerk*


**FIG. 6**

$$\text{slow_rise} = \text{peak1} - \text{max_di/dt1}$$

Mark & Clerk

FIG. 7*Marko & Clerk*

**FIG. 8***Black & Clerk*

FIG. 9*Black & Clerk*




FIG. 10

Black & Clerk




FIG. 11
PRIOR ART

Marko & Clerk




FIG. 12
PRIOR ART

Marks & Clerk




FIG. 13
PRIOR ART

Mark & Clerk




FIG. 14
PRIOR ART

