

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
30 July 2009 (30.07.2009)

PCT

(10) International Publication Number
WO 2009/094616 A1

(51) International Patent Classification:
H02M 7/48 (2007.01) *H02M 1/44* (2007.01)

(74) Agent: SIRAGUSA, John M.; Carlson, Gaskey & Olds,
P.C., 400 West Maple Road, Suite 350, Birmingham, MI
48009 (US).

(21) International Application Number:
PCT/US2009/031952

(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA,
CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE,
EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID,
IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK,
LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW,
MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT,
RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ,
TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM,
ZW.

(22) International Filing Date: 26 January 2009 (26.01.2009)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
61/062,252 24 January 2008 (24.01.2008) US

(71) Applicant (for all designated States except US): CON-
TINENTAL AUTOMOTIVE SYSTEMS US, INC.
[US/US]; One Continental Drive, Auburn Hills, MI 48326
(US).

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,
FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK,
MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ,
CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN,
TD, TG).

(72) Inventors; and

(75) Inventors/Applicants (for US only): NANGREAVES,
Kirk [CA/US]; 16006 Knollwood Drive, Apt. A,
Dearborn, Michigan 48120 (US). ZHU, Charles-Lizhi
[US/US]; 48580 Greenwich Circle, Canton, Michigan
48188 (US). HAMPO, Richard Joseph [US/US]; 13745
Embers Court, Plymouth, Michigan 48170 (US).

Published:
— with international search report

(54) Title: MULTI-STAGE SWITCHING POWER SUPPLY




FIG.1

(57) Abstract: A multi-stage power supply uses a boost stage and an inverter stage to boost the voltage value of a DC power supply to a desired level, and then convert the power into an AC form. The multi-stage power supply additionally has a controller which can simultaneously control the boost stage and the inverter stage using counter-synchronous signals.

WO 2009/094616 A1

MULTI-STAGE SWITCHING POWER SUPPLY

BACKGROUND OF THE INVENTION

The application claims priority to U.S. Provisional Application No.
5 61/062,252 which was filed on January 24, 2008.

The present application relates generally to the field of DC to AC power supplies, and more specifically to the field of multi-stage inverter power supplies.

Many applications, such as hydrogen fuel-cell vehicles utilize low voltage power sources. In the case of a hydrogen fuel-cell vehicle the power source is the
10 fuel-cell, however, other applications could use any number of other low voltage DC power sources such as a battery. These power sources often have a limited time at which they can retain their original maximum charge, and after that time the maximum charge which can be retained decreases steadily over time.

Current switching inverter technology uses single phase switching inverters
15 where the DC power is directly converted into AC power for use with the vehicle or other system. The direct conversion results in a system where the amplitude of the AC output is directly proportional to the amplitude of the DC input at all times. In order to utilize a DC power source for longer, it is necessary to have a means of ensuring that the output voltage of the switching inverter phase has a constant peak
20 to peak value, despite a decrease in output potential of the DC power source.

Current inverting electric power supplies do not include ways to boost the voltage of a power supply whose maximum charge has decreased due to time or other factors, and as such the power supplies utilized in conjunction with the inverting electric power supplies must be replaced frequently.

25 An additional side affect of current switching inverter technology is a large amount of electric noise which is introduced into the AC signal as a result of the switching. Maintaining the output signal at a constant frequency results in a large noise spike at that frequency. The presence of electrical noise in the AC signal output can interfere with the functions of a vehicle system, or any other system.

30

SUMMARY OF THE INVENTION

Disclosed is a multi-stage switching power supply. The power supply has an overvoltage protection circuit, two switching stages, and a controller. The first switching stage is a boost stage which increases the DC voltage potential received from the overvoltage protection circuit, and the second switching stage is an inverter stage which accepts the output of the boost stage as an input, and outputs a waveform power signal meeting desired characteristics. Additionally part of the multi-stage switching power supply is a controller which can control both stages simultaneously using counter synchronized control signals.

These and other features of the present invention can be best understood from the following specification and drawings, the following of which is a brief description.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 illustrates a block diagram of an example multi stage inverter power supply.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to Figure 1, a two stage inverter circuit 15 for a power supply is illustrated. The two stage inverter circuit comprises a set of nodes 10, 12 which connect an over voltage protection circuit 20 to a DC power source (not pictured). The over voltage protection circuit 20 outputs a power signal 22 to a boost stage 30. The boost stage 30 additionally has an input for a control signal 84 and a boosted power line 70. The boosted power line 70 connects to an inverter stage 52. The example inverter stage 52 of Figure 1 comprises two $\frac{1}{2}$ bridge rectifiers 50, 60. Each of the $\frac{1}{2}$ bridge rectifiers 50, 60 additionally have a control signal input 80, 82 and an AC power output node 14, 16. The AC power output nodes 14, 16 are connected to an AC bus which can then be connected to multiple load leads, thereby providing AC power to a plurality of loads.

The over voltage protection circuit 20 connects to a +DC voltage bus of a power source at node 10 and a -DC voltage bus of the power source at node 12. The overprotection circuit 20 can be of any known configuration. The nodes 10, 12

provide DC power to the overvoltage protection circuit 20. The overvoltage protection circuit 20 detects the DC voltage from the input nodes 10, 12 and disconnects power to the remainder of the inverter circuit 15 if the detected DC voltage exceeds a threshold. The disconnect can be done using either an electrical switch (such as a transistor) or a mechanical switch. As long as the voltage potential across the nodes 10, 12 is below the threshold, the overvoltage protection circuit 20 outputs a DC power signal 22 equal to the DC voltage across nodes 10 and 12 to a boost stage 30 of the power supply.

The boost stage 30 accepts an input DC power signal 22 and a control signal 84. The boost stage 30 then increases the voltage potential of the DC power signal while still maintaining the signal's DC characteristics. The resulting output is a boosted voltage signal 70 which has a higher potential than the input DC power signal 22.

In order to improve efficiency, a relatively low boost can be used, such as boosting a 12V DC power signal 22 into a 15V DC boosted voltage signal 70. The magnitude of the boosted voltage signal 70 is determined by a boost stage control signal 84 which is output from a controller 40. Since the magnitude of the boosted voltage signal 70 is controlled independent of the magnitude of the boost stage's 30 input DC power signal 22, the particular charge level of the power source connected to nodes 10 and 12 can vary, without affecting the output of the boost stage 30. Thus allowing for any type of DC power sources to be used, including fuel cells, or other similar DC power sources which have a decreased maximum DC output potential over time.

After the DC power signal 22 has been boosted to a desired level in the boost stage 30, the boosted voltage signal 70 enters an inverter stage 52. The inverter stage 52, depicted in the example of Figure 1, comprises the two $\frac{1}{2}$ bridge rectifiers 50 and 60. Each $\frac{1}{2}$ bridge rectifier stage 50, 60 accepts an input of the boosted DC voltage signal 70 and a control signal 80, 82 from the controller 40.

The control signals 80, 82 used in the example of Figure 1 are square wave counter synchronous signals. Counter synchronous signals are waveform signals that are identical to each other, with the exception of a constant phase shift. In the

example of Figure 1, the control signal 82 is identical to the control signal 80 with the exception of a phase shift of 180 degrees.

Since the control signals 80, 82 are phase shifted by 180 degrees, the first $\frac{1}{2}$ bridge rectifier 50 will output a positive voltage signal when the second $\frac{1}{2}$ bridge rectifier 60 is outputting a 0 voltage signal. Likewise, when the second $\frac{1}{2}$ bridge rectifier 60 is outputting a negative voltage signal, the first $\frac{1}{2}$ bridge rectifier 50 will output a 0 voltage signal. This results in a waveform power output (i.e. AC power) across the output nodes 14, 16. The control signal inputs 80, 82 additionally ensure that the output across the output nodes 14, 16 has a desired frequency. The output from the nodes 14, 16 can then be connected to an AC bus and provide a desired waveform to any number of load leads connected to the AC bus.

The controller 40 used to control the boost stage 30 and the inverter stage 52 can be any known controller capable of outputting multiple control signals having a frequency that varies randomly within a defined range. The controller 40 used in the example of Figure 1 is also capable of outputting a plurality of counter-synchronous AC signals based on the signal generated by a dithering oscillator.

An additional advantage is recognized by using the counter-synchronous control signals 80, 82, 84 in that the counter-synchronous nature optimizes the electromagnetic properties of the power supply by reducing the electromagnetic interference and the electromagnetic noise generated as a result of the control signals. This advantage is realized because having a signal which is 90 degrees out of phase reduces concurrent electromagnetic noise. A significant source of electrical noise resulting from the control signals occurs when the signals switch from high to low or vice versa. This relationship is especially true in the case of a square wave. By placing the boost stage 30 control signal 84 90 degrees out of phase with each of the inverter stage 52 control signals 80, 82, it is insured that the control signal 84 for the boost stage 30 will always switch at a different time than the control signals 80, 82 for the inverter stage 52. This reduces the amount of noise which will be present on the system at any given time, thereby keeping the overall noise level within acceptable tolerances.

An additional noise reduction feature which can be implemented alongside the counter synchronous control signals is that the frequency of the output waveform

can be varied between an acceptable range of frequencies where the center of the range is an optimal frequency. By varying the frequency range of the output within a defined tolerance, electric noise which would be concentrated on a single frequency is spread out over a larger frequency band. The frequency range results in a smaller quantity of electric noise on any given frequency, and improves performance. By way of example, if a user desired a 200kHz frequency AC power source with a tolerance of 20kHz, the controller would vary the control signal frequencies between 180kHz and 220kHz giving an average frequency of 200kHz.

The frequency range variation for the control signals 80, 82, 84 described above, can be achieved using any known controller capable of randomly varying the frequency of the control signals 80, 82, 84 while still maintaining a desired average frequency. One type of controller capable of doing this uses a multi-phase oscillator circuit which is capable of dithering and synchronizing its output signals. An oscillator circuit which implements a dithering feature is one including a randomization element which is capable of randomly varying the frequency of the output within a desired range. Since a multi-phase dithering oscillator circuit is capable of outputting multiple control signals, it is possible to control the inverter stages 50, 60 and the boost stage 30 with a single circuit thereby reducing the number of components required and reducing the cost. Controllers utilizing dithering oscillators are known in the art.

While it is known that any type waveform may be utilized with the above disclosed apparatus, one embodiment uses a square wave. The utilization of a square wave provides benefits over other waveforms, such as simplifying the inverter topology and reducing the necessary size of any rectifier output capacitors. Inverter topologies for use with a square wave are known in the art.

Although a preferred embodiment of this invention has been disclosed, a worker of ordinary skill in this art would recognize that certain modifications would come within the scope of this invention. For that reason, the following claims should be studied to determine the true scope and content of this invention.

CLAIMS

1. A multi-stage switching power supply comprising;
an overvoltage protection circuit connected to a low voltage DC power
5 source;
a first switching stage comprising a boost stage, wherein the boost stage is connected to said overvoltage protection circuit and a control signal and said boost stage is capable of receiving a power signal from said overvoltage protection circuit, amplifying the voltage of the power signal, and outputting a boosted power signal;
10 a second switching stage comprising an inverter stage, wherein the inverter stage is connected to a boosted power signal and at least one control signal and said inverter stage is capable of outputting a waveform power signal, wherein said waveform power signal's wave characteristics depend on said at least one control signal;
15 a controller capable of outputting at least a first control signal for controlling said inverter stage, and a control signal for controlling said boost stage; and
wherein said control signals comprise counter-synchronized control signals.
2. The power supply of claim 1 wherein said inverter stage comprises a first
20 half bridge inverter and a second half bridge inverter.
3. The power supply of claim 1 wherein said controller is capable of outputting a second control signal for controlling an inverter stage.
- 25 4. The multi-stage power supply of claim 3, wherein said first and second control signals for controlling an inverter stage have a phase offset from each other of 180°.
5. The multi-stage power supply of claim 4, wherein said control signal for
30 controlling said boost stage has a phase offset from both the first control signal and the second control signal of 90°.

6. The multi-stage power supply of claim 1, wherein said controller comprises a dithering oscillator capable of randomly varying a frequency of each of said control signals between a range of frequencies.
- 5 7. The multi-stage power supply of claim 6, wherein said range of frequencies has an average frequency equal to a desired frequency, and said range of frequencies deviates from said desired frequency by an amount not exceeding a desired tolerance.
- 10 8. The multi-stage power supply of claim 7 wherein said desired frequency is 200 kHz.
9. The multi-stage power supply of claim 8, wherein said range of frequencies is bounded by 180 kHz and 220 kHz.
- 15 10. A method for converting DC power to AC power in an inverter comprising the steps of;
- boosting a DC voltage from a power source in a DC boost stage;
- converting said boosted DC voltage into an AC power signal in an inverter
- 20 stage; and
- controlling said boost stage and said inverter stage using counter synchronous signals created by a single controller.
11. The method of claim 10 comprising the additional step of reducing
- 25 electromagnetic noise by ensuring a control signal for controlling said boost stage is consistently out of phase with control signals for controlling said inverter stage.
12. The method of claim 11, wherein the control signal for controlling said boost stage is 90 degrees out of phase with said control signals for controlling said inverter
- 30 stage.

13. The method of claim 10 comprising the additional step of varying a frequency of the counter-synchronous control signals, thereby spreading electromagnetic noise across a frequency band.
- 5 14. The method of claim 13, wherein said frequency variation is random.
15. A computer readable medium storing instructions for performing the steps of;
- 10 boosting a DC voltage from a power source in a DC boost stage;
- converting said boosted DC voltage into an AC power signal in an inverter stage; and
- controlling said boost stage and said inverter stage using counter synchronous signals created by a single controller.
- 15 16. The computer readable medium of claim 15 storing further instructions for performing the step of reducing electromagnetic noise by ensuring a control signal for controlling said boost stage is consistently out of phase with control signals for controlling said inverter stage.
- 20 17. The computer readable medium of claim 15 storing further instructions for performing the step of varying a frequency of the counter-synchronous control signals, thereby spreading electromagnetic noise across a frequency band.




FIG.1

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2009/031952

A. CLASSIFICATION OF SUBJECT MATTER
INV. H02M7/48 H02M1/44

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	GB 2 419 968 A (ENECYS LTD [GB]; ENECSYS LTD [GB]) 10 May 2006 (2006-05-10) abstract; figure 2a	1,10,15
A	EP 1 705 790 A (DELPHI TECH INC [US]) 27 September 2006 (2006-09-27) figure 1	1,10,15
A	LUK P C K ET AL: "Experimental investigations into the dual-randomization PWM scheme for power converters" POWER ELECTRONICS SPECIALISTS CONFERENCE, 2004. PESC 04. 2004 IEEE 35TH ANNUAL AACHEN, GERMANY 20-25 JUNE 2004, PISCATAWAY, NJ, USA, IEEE, US, vol. 6, 20 June 2004 (2004-06-20), pages 4209-4213, XP010739080 ISBN: 978-0-7803-8399-9 paragraph [000I]; table 1	1,10,15

☐ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

20 April 2009

Date of mailing of the international search report

07/05/2009

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Imbernon, Lisa

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2009/031952

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
GB 2419968	A	10-05-2006	NONE		
EP 1705790	A	27-09-2006	US	2006215426 A1	28-09-2006