



- (51) **International Patent Classification:**
G06F 9/46 (2006.01) *G06F 9/455* (2006.01)
- (21) **International Application Number:**
PCT/IB2012/056630
- (22) **International Filing Date:**
22 November 2012 (22.11.2012)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (71) **Applicant (for all designated States except US):** **FREESCALE SEMICONDUCTOR, INC.** [US/US]; 6501 William Cannon Drive West, Austin, Texas 78735 (US).
- (72) **Inventors; and**
- (71) **Applicants (for US only):** **ROZEN, Anton** [IL/IL]; 1B Israel Ishayahu st, 70700 Gedera (IL). **PRIEL, Michael** [IL/IL]; 18 Hanotea Str app #4, 42300 Netanya (IL). **SMOLYANSKY, Leonid** [IL/IL]; 2 HaMada, 30900 Zichron Yakov (IL). **SOFER, Sergey** [IL/IL]; 4 Arthur Rubinstein Street, 75412 Rishon Lezion (IL).
- (81) **Designated States (unless otherwise indicated, for every kind of national protection available):** AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) **Designated States (unless otherwise indicated, for every kind of regional protection available):** ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

- (54) **Title:** PROCESSOR CORE ARRANGEMENT, COMPUTING SYSTEM AND METHODS FOR DESIGNING AND OPERATING A PROCESSOR CORE ARRANGEMENT




Fig. 1

- (57) **Abstract:** The invention relates to a method of designing a processor core arrangement (10) which comprises a first processor core (12) for operation at a first operation frequency and having an associated first leakage and a second processor core (12) for operation at a second operation frequency lower than the first operation frequency and having an associated second leakage lower than the first leakage. The processor core arrangement (10) is capable of switching from the first processor core (12) to the second processor core (14) and vice versa. The method comprises: simulating said processor core arrangement to determine a reference leakage of said first processor core and said second processor core, said first processor core having an SRPG feature in said simulation; and setting said second operation frequency such that the sum of said first leakage and said second leakage is substantially equal to said reference leakage. The method further comprises providing said first processor core (12) and said second processor core (14) but not providing said SRPG feature.



Title : Processor core arrangement, computing system and methods for designing and operating a processor core arrangement

Description

5

Field of the invention

This invention relates to a method for designing and operating a processor core arrangement.

10

Background of the invention

One of the limiting factors of modern computer and semiconductor technology is power consumption. In particular, with the ability to produce smaller and smaller structures and devices, increased leakage currents occur even if devices are in idle states. One way of limiting an overall power consumption of a computing system and its total leakage is providing two processor cores which are designed to run at different speeds or frequencies and which by design have different leakages. Depending on the tasks performed and the processing power needed, there may be switched between the fast core and the slower core. The faster processor core is usually provided with a State Retention Power Gate (SRPG) function, enabling it to store state information when it is powered off. Such a SRPG function is usually provided by an arrangement of flip-flops to ensure fast storage and access to the state information.

20

Summary of the invention

The present invention provides a method for designing a processor core arrangement as described in the accompanying claims.

25

Specific embodiments of the invention are set forth in the dependent claims.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter.

Brief description of the drawings

30

Further details, aspects and embodiments of the invention will be described, by way of example only, with reference to the drawings. In the drawings, like reference numbers are used to identify like or functionally similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.

35

Figure 1 schematically shows an example of an embodiment of a processor core arrangement in a computing system.

Figure 2 schematically shows a diagram of a method of designing a processor arrangement.

Detailed description of the preferred embodiments

Because the illustrated embodiments of the present invention may for the most part, be implemented using electronic components and circuits known to those skilled in the art, details will not be explained in any greater extent than that considered necessary as illustrated above, for the understanding and appreciation of the underlying concepts of the present invention and in order not to obfuscate or distract from the teachings of the present invention.

In the context of this specification, a processor core arrangement may comprise two or at least two processor cores, e.g., three or more than three processor cores. The processor cores may be implemented on the same substrate and/or die and/or chip. It may be feasible to implement two or more processor cores of a processor core arrangement as an integrated circuit. The processor cores of a processor core arrangement may generally be of the same architecture type, but may be arranged to operate at different operational frequencies. A processor core arrangement may be a processor core arrangement in particular for a microcontroller, a digital signal processor device, a microprocessor arrangement. It may be envisioned that a processor core arrangement is a processor core arrangement for general application devices, in particular for mobile applications, e.g., smartphones, tablets, portable computers, and/or automotive applications. A processor core arrangement may comprise contacts and/or lines and/or registers and/or memory, in particular cache memory, e.g., level 1 cache memory, implemented on the processor core arrangement, in particular as part of the same circuitry and/or on the same substrate and/or die and/or chip. A processor core arrangement may be arranged to be able to utilize or operate one of its processor cores, whereas the other processor core or processor cores are kept idle and/or are powered off.

A processor core may be of a particular type of architecture, e.g., an ARM-type processor core. The architecture type of a processor core may be capable of supporting a State Retention Power Gating (SRPG) approach or structure, in particular a plurality of storage devices capable of storing state information of a processor core, e.g., a plurality of flip-flops. A processor core may be designed for operation at an operation frequency, which may generally be a maximum and/or nominal operation frequency. It may be considered that a processor core may be operated and/or operable at a lower frequency than its operation frequency. In particular, it may be envisioned that a processor core may be controlled to operate in a frequency range essentially up to and/or including the operation frequency. A processor core may be controlled or controllable into an idle mode and/or a powered off state. It may be envisioned that in an idle mode a processor core is essentially not performing any computational tasks. It may be considered that in a powered off mode, one or more subcircuits of a processor core are not supplied with power, e.g., they may be separated from a power supply. It may be envisioned that a processor core may be controllable and/or arranged to change its mode between an operational state and an idle mode and/or a powered off mode. State information of a processor core may be data transferred and/or stored by a processor core and associated devices while performing one or more computational tasks. State information in particular may refer to data and/or signal in registers, a cache, in particular a level 1 cache, and/or one or more pipelines associated to a processor core. In particular, state information

of a processor core may be data stored and/or transferred in circuitry of the processor core and/or arranged on the processor core arrangement and/or the same substrate and/or die and/or chip.

The processor cores of a processor core arrangement may be operable separately from each other. It may be considered that a processor core arrangement is arranged to operate one of
5 a first and a second processor core. A processor core not operated may be controlled or controllable into an idle mode and/or a power-off mode.

An asymmetric core arrangement is an example of a processor core arrangement in which two or more cores are designed differently. The cores may differ, for example, in characteristics such as operation frequency, power consumption, and instruction set. For instance, a first core of
10 the arrangement may be capable of computing the value of a certain mathematical function by one instruction, that is, in a single clock cycle, whereas a second core may not be capable of performing this computation in a single clock cycle. For example, the first core may comprise a more powerful arithmetic logic unit than the second core. In another example, both cores may have the same instruction set but operate at different operation frequencies and accordingly have
15 different power consumption characteristics.

A processor core arrangement, and notably an asymmetric one, may be arranged to be able to switch between its processor cores, in particular in dependence on a computational load. The computational load may, for example, be measured in terms of a percentage of idle cycles, that is, the percentage of clock cycles of a given processor during which the processor does not
20 execute an instruction. When the processor executes an instruction in every clock cycle, the processor is operating at full load. A sequence of idle cycles may also be referred to as an idle time. The switch may, for instance, be performed in response to detecting that the percentage of idle cycles determined over a recent sequence of clock cycles is less than a critical value. In another example, a switch from a first core to a second core may be performed in response to
25 detecting that a queue of tasks of the first core has reached a length exceeding a critical length.

Switching between processor cores may comprise transferring the computational tasks to be performed, e.g., threads, tasks, programs and/or state information, from one core to another core. The core receiving the computational task may be operated to perform the task or tasks. It may be envisioned that the core switched from is controlled to be unused, e.g., controlled into its
30 idle mode or to be powered off. It may be considered that switching comprises the core being switched to accessing data regarding the computational tasks and/or state information of the core switched from. The core switched to may be arranged to read and/or take over data and/or state information, e.g. via shadow registers. It may be considered that the processor cores of a processor core arrangement are arranged to share at least some registers and/or pipelines and/or
35 cache memory and/or data transfer and/or storage devices.

The leakage of a processor core comprises an energy loss. It may be caused by quantum-mechanical tunnelling of charge carriers. The leakage is related to the design of the processor core, in particular to its operation frequency, the size of the structures of the processor core, e.g., the size of insulation layers, and/or the type of materials and/or dotage used as well as the type of
40 devices implemented. For example, the leakage of a transistor may be considered to be dependent

on its threshold voltage. In particular, transistors with a higher threshold voltage may be considered to have a lower leakage than transistors with a lower threshold voltage. On the other hand, transistors with a lower threshold voltage may be quicker to switch and operate and thus are often used in processor cores with higher operation frequencies. Accordingly, the leakage of processor cores even of similar or equal architecture may vary depending on the type of devices implemented, in particular depending on the types of transistors used. It may e.g., be considered to implement two processor cores of a processor arrangement to be of identical architectural type, but using different types of transistors. Accordingly, the processor core using the slower transistors will be slower, in particular, have a lower operation frequency, but also will have a lower leakage. Leakage may occur when power is supplied to a processor core even when it is in an idle mode.

A processor core arrangement may be considered comprising a first and a second processor core, the first processor core being designed at a higher operation frequency than the second processor core. It may be envisioned that the first processor core is arranged to be operable in a burst mode, e.g., by switching from the second processor core to the first processor core. Such switching may be performed, for example, when a high computational load is provided. Switching back from the first processor core to the second processor core may be performed, e.g., when the computational load is reduced and/or at regular intervals. In particular if the processor core not being used is powered off, this approach may considerably lower the average leakage of a processor core arrangement.

One common way of limiting the leakage of a processor core is to provide a SRPG feature. Such a feature may allow storing state information when powering and/or turning off significant parts of the core when it is not in use. If the core is powered or turned on again, it may quickly access the state information stored and proceed almost without interruption. In the powered off state of a core, it requires a significantly lower amount of power and shows much reduced leakage. In particular, a hardware SRPG feature may allow switching between cores according to processing power needed and to quickly turn off and turn on a processor core implementing the SRPG feature. A hardware SRPG feature may generally comprise one or more non-volatile storage units, e.g., flip-flops, arranged to store state information of an associated processor core, in particular when the processor core is controlled to change into its powered off mode. A processor core may be arranged to access the SRPG feature when it is controlled to change into its powered on or operational mode. In this case, it may continue with its operation where it was before it was powered off. A SRPG feature is usually designed such that on average, during typical use and with typical powered off phases, the overall leakage of a processor core arrangement is reduced. However, a SRPG features requires area on a die or chip for the storage units. A processor core or and/or architecture may be arranged to be able to support a SRPG feature, even if such a feature is not implemented.

Generally, there may be considered a processor core arrangement comprising a first processor core designed for operation at a first operation frequency and having an associated first leakage, the first processor core being implemented without SRPG feature. The processor core arrangement may comprise a second processor core designed for operation at a second operation

frequency lower than the first operation frequency and having an associated second leakage lower than the first leakage. The processor core arrangement may be arranged to be capable of switching from the first processor core to the second processor core and vice versa. The second leakage may be considered to correspond to the difference of leakages if it is between 50% and 200%, 50% and 150%, 60% and 140%, 70% and 130%, 80% and 120%, 90% and 110% of the difference in leakages. A first processor core including a SRPG feature may be essentially identical to the first processor core, but be provided with a SRPG feature. In particular, it may be identical regarding its architecture, design and/or operation frequency. In this context, the leakage of the first processor core including a SRPG feature may be a theoretical leakage, which may be based on calculation and/or simulation and/or experiment, without the corresponding processor core being physically present or existent. It may be considered that the second processor core is implemented without a SRPG feature. The first operation frequency may be at least double the second operation frequency. It may be envisioned that the second operation frequency is at least a quarter or a third or half of the first operation frequency. Generally, the first operation frequency may be 1GHz or higher, 1.1 GHz or higher, 1.2 GHz or higher and/or 1.4 GHz or higher. It may be contemplated that the second operation frequency is lower than 1 GHz. It may be envisioned that the second operation frequency is between 200 MHz and 1 GHz. In particular, the second operation frequency may be 200 MHz or higher, 300 MHz or higher, 400 MHz or higher or 500 MHz or higher. The second operation frequency may be chosen higher than usually required for the task typically performed by the second processor core. Generally, it may be envisioned that the second processor core is operated more extensively than usually, such that the first processor core is utilized less. On average, this leads to a reduction in leakage of the processor core arrangement, as the first processor core may be in its powered off mode for longer periods of time. It may be feasible to implement the first processor core and the second processor core on the same substrate and/or die and/or chip and/or as parts of the same integrated circuit. The first processor core may be operable in a burst mode. In particular, the first processor core may be arranged to take over data and/or state information of the second processor core when powered on to take over one or more computational tasks from the second processor core. There may be provided suitable circuitry allowing taking over this data and/or state information, e.g., one or more shadow registers shadowing the state of the second processor core. It may be considered that the first processor core and the second processor core are being arranged to utilize data and/or state information of the respective other core when switching between the first processor core and the second processor core. There may be provided suitable circuitry allowing taking over and/or utilizing data and/or state information of the respective other processor core. According to a variant, the processor core arrangement may be arranged such that first processor core is of the same architecture type as the second processor core. In particular, the processor cores may be ARM-based cores, in particular of the same type, designed with different operational frequencies.

There may be considered a computing system with a processor core arrangement as described herein. The computing system may comprise memory, e.g., cache memory and/or RAM. It may be envisioned that the computing system comprises a mainboard, on which the processor

core arrangement may be arranged, and/or peripheral devices, for example storage devices, graphic devices, audio devices, etc.

A method of designing a processor core arrangement may be envisioned, which in particular may be a method of designing a processor core arrangement as described herein. The method may comprise designing a first processor core to operate at a first frequency and having an associated first leakage, the first processor core being designed without SRPG feature. The method of designing may further comprise one or more manufacturing steps to produce the designed processor core arrangement.

There may be considered a method of operating a processor core arrangement as described herein and/or a computing system as described herein, the method comprising switching between a first processor core and a second processor core depending on computational load. In particular, switching may be performed from the second processor core to the first processor core when a computational load is larger than a first load level. Switching may be performed from the first processor core to the second processor core when the computational load is lower than a second load level.

Now referring to Figure 1, there is schematically shown a computing system 1 comprising a processor core arrangement 10. The processor core arrangement 10 may comprise a first processor core 12, which may be implemented without SRPG feature. It may be considered that the processor core arrangement 10 comprises a second processor core 14, which may be implemented without SRPG feature. The first processor core 12 may be designed for operation at a first operation frequency, and may have an associated first leakage. The second processor core 14 may be designed for operation at a second operation frequency lower than the first frequency and may have an associated second leakage lower than the first leakage..

The processor core arrangement 10 may be arranged to switch between the first processor core 12 and the second processor core 14 depending on computational load. For example, an operating system of the processor core arrangement 10 may determine that the computational load is too high for the second processor core 14 and therefore switch from the second processor core 14 to the first processor core 12. The computational load may be defined, e.g., as described above or, e.g., as a number of instructions to be executed by the processor core arrangement 10 within a given time. The computational load may be defined as too high for the second processor core 14 when, e.g., the number of instructions per second exceeds the second operation frequency or when, e.g., a length of an instruction queue has exceeded a critical length.

The processor core arrangement 10 may comprise a cache memory 16, data lines, registers and contacts, some of which may be shared between the first processor core 12 and the second processor core 14. The cache memory 16 may comprise a level 1 cache memory and/or a level 2 cache memory. There may be provided suitable circuitry enabling exchanging data and/or state information between the first processor core 12 and the second processor core 14 when switching, e.g., suitable shadow registers. The computing system 1 may comprise a memory arrangement 20, which may be connected or connectable to the processor core arrangement 10, in particular via the cache arrangement 16. There may be provided peripheral devices 22, which may

be connected or connectable to the processor core arrangement 10. During operation, the processor core arrangement 10 may switch between the first processor core 12 and the second processor core 14 depending on a computational load. When switching, the processor core 12, 14 switched to may take over and/or utilize data and/or state information of the processor core switched from. As the second processor core 14 may be considered to have a higher operation frequency than it would have in a regular setup, in which the first processor core 12 would have a SRPG feature, it may be used for more demanding computational tasks. Accordingly, the first processor core 12 may be controlled to be in its powered off mode for longer periods of time.

Figure 2 schematically shows a diagram of a method of designing a processor core arrangement, which may be a processor core arrangement as described herein, in particular a processor core arrangement 10 as shown in Figure 1. The processor core arrangement 10 may be operated or simulated with the first processor core having a SRPG feature. The simulation may be done on a computer. A reference leakage of the first processor core and the second processor core may thus be determined (S10), the reference leakage being the combined leakage of the first core and the second core, i.e., the leakage of the first core plus the leakage of the second core. This combined leakage may be the sum of the first leakage and the second leakage, averaged over a test period. The test period may comprise several, possibly many, clock cycles of the first or second processor core. The test period may also comprise several, possibly many, switches between the first core and the second core.

The SRPG feature is omitted or deactivated in the actual implementation of the processor core arrangement 10 (S12). The operation frequency of the second processor core 14 (the second operation frequency) may then be set such that the actual combined leakage of the first and second processor cores 12 and 14 is substantially equal to the reference leakage (S14).

The method may further comprise manufacturing the designed processor core arrangement with the first processor core and the second processor core (S16).

The processor core arrangement, computing system and methods described herein provide and/or allow use of a processor core arrangement with a low average leakage. By utilizing a second processor core with a relatively high operation frequency, in particular, with an operation frequency chosen to be higher than required for most ordinary tasks, the first processor core may be controlled into its powered off mode for longer periods of time. Due to the first processor core having a higher operational frequency than the second processor core and accordingly a significantly higher leakage, the leakage contribution of the first processor core may be significantly lowered. The processor core arrangement therefore has a surprisingly low average leakage even when none of the first and second processor cores is provided with an SRPG feature. Thus, valuable die area and manufacturing costs may be saved.

The invention, in particular the methods, may also be implemented in a computer program for running on a computer system, at least including code portions for performing steps of a method according to the invention when run on a programmable apparatus, such as a computer system or enabling a programmable apparatus to perform functions of a device or system according to the invention.

A computer program is a list of instructions such as a particular application program and/or an operating system. The computer program may for instance include one or more of: a subroutine, a function, a procedure, an object method, an object implementation, an executable application, an applet, a servlet, a source code, an object code, a shared library/dynamic load library and/or other sequence of instructions designed for execution on a computer system.

The computer program may be stored internally on computer readable storage medium or transmitted to the computer system via a computer readable transmission medium. All or some of the computer program may be provided on transitory or non-transitory computer readable media permanently, removably or remotely coupled to an information processing system. The computer readable media may include, for example and without limitation, any number of the following: magnetic storage media including disk and tape storage media; optical storage media such as compact disk media (e.g., CD-ROM, CD-R, etc.) and digital video disk storage media; nonvolatile memory storage media including semiconductor-based memory units such as FLASH memory, EEPROM, EPROM, ROM; ferromagnetic digital memories; MRAM; volatile storage media including registers, buffers or caches, main memory, RAM, etc.; and data transmission media including computer networks, point-to-point telecommunication equipment, and carrier wave transmission media, just to name a few.

A computer process typically includes an executing (running) program or portion of a program, current program values and state information, and the resources used by the operating system to manage the execution of the process. An operating system (OS) is the software that manages the sharing of the resources of a computer and provides programmers with an interface used to access those resources. An operating system processes system data and user input, and responds by allocating and managing tasks and internal system resources as a service to users and programs of the system.

The computer system may for instance include at least one processing unit, associated memory and a number of input/output (I/O) devices. When executing the computer program, the computer system processes information according to the computer program and produces resultant output information via I/O devices.

In the foregoing specification, the invention has been described with reference to specific examples of embodiments of the invention. It will, however, be evident that various modifications and changes may be made therein without departing from the broader spirit and scope of the invention as set forth in the appended claims.

For example, the semiconductor substrate described herein can be any semiconductor material or combinations of materials, such as gallium arsenide, silicon germanium, silicon-on-insulator (SOI), silicon, monocrystalline silicon, the like, and combinations of the above.

The connections and lines as discussed herein may be any type of connection suitable to transfer signals and/or data from or to the respective nodes, units or devices, for example via intermediate devices. Accordingly, unless implied or stated otherwise, the connections may for example be direct connections or indirect connections. The connections may be illustrated or described in reference to being a single connection, a plurality of connections, unidirectional

connections, or bidirectional connections. However, different embodiments may vary the implementation of the connections. For example, separate unidirectional connections may be used rather than bidirectional connections and vice versa. Also, plurality of connections may be replaced with a single connection that transfers multiple signals serially or in a time multiplexed manner. Likewise, single connections carrying multiple signals may be separated out into various different connections carrying subsets of these signals. Therefore, many options exist for transferring signals.

Those skilled in the art will recognize that the boundaries between logic blocks are merely illustrative and that alternative embodiments may merge logic blocks or circuit elements or impose an alternate decomposition of functionality upon various logic blocks or circuit elements. Thus, it is to be understood that the architectures depicted herein are merely exemplary, and that in fact many other architectures can be implemented which achieve the same functionality. For example, a cache memory may be directly implemented and/or associated to each of the processor cores, such that each processor core may be provided with its own cache, in particular with its own level 1 cache.

Any arrangement of components to achieve the same functionality is effectively "associated" such that the desired functionality is achieved. Hence, any two components herein combined to achieve a particular functionality can be seen as "associated with" each other such that the desired functionality is achieved, irrespective of architectures or intermedial components. Likewise, any two components so associated can also be viewed as being "operably connected," or "operably coupled," to each other to achieve the desired functionality.

Furthermore, those skilled in the art will recognize that boundaries between the above described operations merely illustrative. The multiple operations may be combined into a single operation, a single operation may be distributed in additional operations and operations may be executed at least partially overlapping in time. Moreover, alternative embodiments may include multiple instances of a particular operation, and the order of operations may be altered in various other embodiments.

Also for example, in one embodiment, the illustrated examples may be implemented as circuitry located on a single integrated circuit or within a same device. For example, the processor cores may be implemented on a single circuit and/or substrate and/or die and/or chip. Alternatively, the examples may be implemented as any number of separate integrated circuits or separate devices interconnected with each other in a suitable manner. For example, a cache memory may be implemented separately, in particular a level 2 cache memory.

Also for example, the examples, or portions thereof, may implemented as soft or code representations of physical circuitry or of logical representations convertible into physical circuitry, such as in a hardware description language of any appropriate type.

Also, the invention is not limited to physical devices or units implemented in non-programmable hardware but can also be applied in programmable devices or units able to perform the desired device functions by operating in accordance with suitable program code, such as mainframes, minicomputers, servers, workstations, personal computers, notepads, personal digital

assistants, electronic games, automotive and other embedded systems, cell phones and various other wireless devices, commonly denoted in this application as 'computer systems'.

However, other modifications, variations and alternatives are also possible. The specifications and drawings are, accordingly, to be regarded in an illustrative rather than in a restrictive sense.

In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word 'comprising' does not exclude the presence of other elements or steps than those listed in a claim. Furthermore, the terms "a" or "an," as used herein, are defined as one or more than one. Also, the use of introductory phrases such as "at least one" and "one or more" in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles "a" or "an" limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases "one or more" or "at least one" and indefinite articles such as "a" or "an." The same holds true for the use of definite articles. Unless stated otherwise, terms such as "first" and "second" are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements. The mere fact that certain measures are recited in mutually different claims does not indicate that a combination of these measures cannot be used to advantage.

Claims

1. A method of designing a processor core arrangement (10), wherein said processor core arrangement (10) comprises

5 a first processor core (12) for operation at a first operation frequency and having an associated first leakage;

a second processor core (14) for operation at a second operation frequency lower than the first operation frequency and having an associated second leakage lower than the first leakage;

10 wherein the processor core arrangement (10) is capable of switching from the first processor core (12) to the second processor core (14) and vice versa;

wherein said method comprises:

operating said processor core arrangement, or simulating it on a computer, with said first processor core having a SRPG feature in said operation or simulation, to determine a combined leakage of said first processor core and said second processor core;

15 choosing said combined leakage as a reference leakage;

omitting or deactivating said SRPG feature of said first processor core; and

setting said second operation frequency such that the combined leakage of said first processor core and said second processor core, with said SRPG feature omitted or deactivated, is substantially equal to said reference leakage.

20 2. The method of claim 1, the first frequency being at least double the second frequency.

3. The method of claim 1 or 2, the second frequency being at least a quarter or a third or half of the first frequency.

25 4. The method of one of the preceding claims, comprising:

implementing the first processor core (12) and the second processor core (14) on the same substrate and/or die and/or chip and/or as parts of the same integrated circuit.

30 5. The method of one of the preceding claims, the first processor core (12) being operable in a burst mode.

6. The method of one of the preceding claims, comprising:

35 arranging the first processor core (12) and the second processor core (14) to utilize and/or take over state information of the respective other processor core (12, 14) when switching between the first processor core (12) and the second core processor core (14).

7. The method of one of the preceding claims, the first processor core (12) being of the same architecture type as the second processor core (14).

8. The method of one of claims 1 to 7, wherein said simulation comprises:
switching between said first processor core (12) and said second processor core (14)
depending on a computational load.




Fig. 1




Fig. 2

A. CLASSIFICATION OF SUBJECT MATTER**G06F 9/46(2006.01)i, G06F 9/455(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G06F 9/46; G06F 1/10; G06F 9/30; G06F 1/26; G06F 15/76; G06F 1/00; G06F 1/32; G06F 9/455

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: processor arrangement, SRPG function.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2007-0136617 A1 (KANNO YUSUKE et al.) 14 June 2007 See abstract, paragraphs [0010]-[0016], claims 1-7, and figures 1-4.	1-8
A	US 2011-0022869 A1 (ROZEN ANTON et al.) 27 January 2011 See abstract, paragraphs [0035]-[00381], and figure 2.	1-8
A	US 2007-0083785 A1 (SEHAT SUTARDJA) 12 April 2007 See abstract, paragraphs [0009]-[0018], and claim 1.	1-8
A	US 2010-0083011 A1 (ONOUCHI MASAFUMI et al.) 01 April 2010 See abstract, paragraphs [0005]-[0012], and claims 1-3.	1-8



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

30 August 2013 (30.08.2013)

Date of mailing of the international search report

30 August 2013 (30.08.2013)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
189 Cheongsu-ro, Seo-gu, Daejeon Metropolitan City,
302-701, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

JI Jeong Hoon

Telephone No. +82-42-481-5688



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/IB2012/056630

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2007-0136617 A1	14/06/2007	JP 2007-148952A US 7814343 B2	14/06/2007 12/10/2010
US 2011-0022869 A1	27/01/2011	US 8255723 B2	28/08/2012
US 2007-0083785 A1	12/04/2007	CN100541410 C CN100541411 C CN101118460 A CN101118460 C0 CN101443726 A CN101790709 A CN1707417 A CN1707417 C0 CN1866163 A CN1866163 C0 CN1866164 A CN1866164 C0 CN1866194 A CN1866194 C0 EP 1605453 A2 EP 1605453 A3 EP 1605454 A2 EP 1605454 A3 EP 1605455 A2 EP 1605455 A3 EP 1605455 B1 EP 1605456 A2 EP 1605456 A3 EP 1605456 B1 EP 1855181 A2 EP 2016476 A2 EP 2049968 A2 EP 2193419 A2 JP 04-969803 B2 JP 04-969804 B2 JP 04-969805 B2 JP 05-059298 B2 JP 05-257711 B2 JP 2005-353080 A JP 2006-012126 A JP 2006-024211 A JP 2006-059323 A JP 2007-305106 A JP 2009-536767 A JP 2009-536768 A JP 2010-538371 A KR 10-2009-0018079 A TW 200809532 A TW 200812065 A	16/09/2009 16/09/2009 06/02/2008 06/02/2008 27/05/2009 28/07/2010 14/12/2005 14/12/2005 22/11/2006 22/11/2006 22/11/2006 10/09/2008 22/11/2006 22/11/2006 14/12/2005 04/10/2006 14/12/2005 04/10/2006 14/12/2005 04/10/2006 18/03/2009 14/12/2005 04/10/2006 26/03/2008 14/11/2007 21/01/2009 22/04/2009 09/06/2010 04/07/2012 04/07/2012 04/07/2012 24/10/2012 07/08/2013 22/12/2005 12/01/2006 26/01/2006 02/03/2006 22/11/2007 15/10/2009 15/10/2009 09/12/2010 19/02/2009 16/02/2008 01/03/2008

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/IB2012/056630

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2010-0083011 A1	01/04/2010	TW 200814005 A	16/03/2008
		TW 200821908 A	16/05/2008
		TW 200842573 A	01/11/2008
		TW 200915061 A	01/04/2009
		TW I350973I	21/10/2011
		TW I388993I	11/03/2013
		TW I390520B	21/03/2013
		TW I390520I	21/03/2013
		US 2005-0289361 A1	29/12/2005
		US 2006-0259802 A1	16/11/2006
		US 2006-0277360 A1	07/12/2006
		US 2007-0094444 A1	26/04/2007
		US 2007-0220202 A1	20/09/2007
		US 2007-0226409 A1	27/09/2007
		US 2008-0140921 A1	12/06/2008
		US 2008-0263324 A1	23/10/2008
		US 7512734 B2	31/03/2009
		US 7617359 B2	10/11/2009
		US 7634615 B2	15/12/2009
		US 7636809 B2	22/12/2009
		US 7702848 B2	20/04/2010
		US 7788427 B1	31/08/2010
		US 7979614 B1	12/07/2011
		WO 2007-133646 A2	22/11/2007
		WO 2007-133646 A3	14/02/2008
		WO 2007-133647 A2	22/11/2007
		WO 2007-133647 A3	20/03/2008
		WO 2008-103359 A1	28/08/2008
		WO 2009-029643 A2	05/03/2009
		JP 05-237739B2	17/07/2013
		JP 2010-086030A	15/04/2010
		US 8239695 B2	07/08/2012