

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
28 July 2005 (28.07.2005)


PCT

(10) International Publication Number  
WO 2005/067468 A2

- (51) International Patent Classification: **Not classified**
- (21) International Application Number: PCT/US2004/036585
- (22) International Filing Date: 3 November 2004 (03.11.2004)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 10/741,268 19 December 2003 (19.12.2003) US
- (71) Applicants and
- (72) Inventors (for all designated States except US): **FAN, Zhaoyang** [CN/US]; 1605 Roof Drive, Apartment F9, Manhattan, KS 66502 (US). **LI, Jing** [CN/US]; 210 South 10th Street, Manhattan, KS 66502 (US). **JIANG, Hongxing** [US/US]; 2033 Plymouth Road, Manhattan, KS 66503 (US). **LIN, Jingyu** [US/US]; 2033 Plymouth Road, Manhattan, KS 66503 (US).
- (74) Agents: **CHASE, D., A., N.** et al.; Chase Law Firm, L.C., 4400 College Boulevard, Suite 130, Overland Park, KS 66211 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: III-NITRIDIE QUANTUM-WELL FIELD EFFECT TRANSISTORS



(57) Abstract: A transistor with improved device characteristics includes a substrate, a first buffer layer deposited on the substrate, a highly resistive epilayer deposited on the buffer layer, a second epilayer deposited on the highly resistive epilayer, a channel layer deposited on the second epilayer, an AlGaN alloy epilayer deposited on the channel layer, and source, gate, and drain connections deposited on the AlGaN alloy epilayer. The highly resistive epilayer may include AlGaN, InAlGaN, AlBN, or AlN compositions. The channel layer may include InGaN, graded InGaN, multilayers of InGaN and GaN, or GaN.

WO 2005/067468 A2



**Published:**

— *without international search report and to be republished upon receipt of that report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

### III-NITRIDE QUANTUM-WELL FIELD EFFECT TRANSISTORS

- 5 [0001] The U. S. Government has a paid-up license in this invention and the right in limited circumstances to require the patent owner to license others on reasonable terms as provided for by the terms of Contract No. HQ0006-03-C-0087 awarded by the Missile Defense Agency.

#### BACKGROUND OF THE INVENTION

##### Field of the Invention

- 10 [0002] The present invention relates to a semiconductor device having improved device characteristics and, in particular, to a field effect transistor constructed of the AlGa<sub>N</sub>/Ga<sub>N</sub>/AlN(AlGa<sub>N</sub>) quantum-well heterostructure with improved (i) amplification characteristics, (ii) power and frequency performances, and (iii) reliability and stability.

##### Description of the Prior Art

- 15 [0003] Modern microelectronic devices based on semiconductor heterojunction field-effect transistors (HFETs), also called high electron mobility transistors (HEMTs) or modulation doped field effect transistor (MODFET), have a wide range of applications, including communications such as radar links, direct broadcast satellite television, cellular telephone, cable television converters, and data processing applications. These III-V compound semiconductor HFET, HEMT  
20 or MODFET devices use the high mobility property of the two-dimensional (2-D) electron gas formed at the hetero-interface of two different semiconductors to achieve a high performance for the devices. The HFET devices fabricated by more conventional technologies (e.g., AlGaAs) have been in production for many years. However, the military and modern microelectronic industries are constantly faced with demands for higher device performance. Power amplifiers are the major  
25 factor in performance and cost for next-generation base stations. In amplifying high-frequency RF signals, most of the power consumed is lost to heat. This heat results in reduced reliability of these devices and systems and higher air-conditioning costs, contributing to substantially larger and more expensive base stations. There is an urgent need to develop high-performance electronic building blocks that combine lower costs with improved performance and manufacturability. Of the

-2-

contenders, III-nitrides are emerging as the most promising materials. The HFET devices using the III-nitride compound semiconductors (AlGa<sub>N</sub>/Ga<sub>N</sub> on buffer and substrate) have the potential to achieve outstanding operational characteristics because of their unique combination of material characteristics, such as wide bandgap, high breakdown field, strong polarization effect, and high saturation electron velocity. Due to their intrinsic robust physical properties, III-nitride based electronic devices may operate at higher temperatures, voltages, and power levels, and in harsher environments than other semiconductor devices, and are expected to provide much lower temperature sensitivity, which are crucial advantages for many commercial and military applications.

10 **[0004]** The conventional III-nitride semiconductor heterostructure FET (HFET, HEMT, or MODFET) has been described by Khan (U.S. Pat. No. 5,192,987), Khan et al., "Hall measurements and contact resistance in doped Ga<sub>N</sub>/AlGa<sub>N</sub> heterostructure," Applied Physics Letter, Vol. 68, May 1996, Page 3022; and Ping et al., "DC and microwave performance of high current AlGa<sub>N</sub> heterostructure field effect transistors grown on p-type SiC substrate," IEEE Electron Device Letters, Vol. 19, No. 2, February 1998, Page 54. The conventional AlGa<sub>N</sub>/Ga<sub>N</sub> HFET structure (of prior art) is generally formed by a single heterostructure of AlGa<sub>N</sub> and Ga<sub>N</sub>, as shown in Fig. 1 and indicated by reference numeral 100. It includes the substrate 102, the thin low temperature grown buffer 104 (Ga<sub>N</sub> or AlN), a relatively thick semi-insulating Ga<sub>N</sub> epilayer 106 (a few microns), and the AlGa<sub>N</sub> barrier layer 108. The device has source 110 (S), drain 112 (D), and gate 114 (G) contacts. The 2-D electron gas formed at the interface of the Ga<sub>N</sub> epilayer 106 and the AlGa<sub>N</sub> barrier layer 108 is indicated by reference numeral 116. Some of the devices have shown very promising results. As an example, Shealy et al. have reported a radio-frequency (RF) power density for small-periphery devices of more than 11 W/mm at 10 Ghz ("An AlGa<sub>N</sub>/Ga<sub>N</sub> high-electron-mobility transistor with an AlN sub-buffer layer," Journal of Physics: Condensed Matter, Vol. 14, No. 13, May 2002, page 3499).

20 **[0005]** Although AlGa<sub>N</sub>/Ga<sub>N</sub> HFETs have reached a high performance level, they still suffer from many problems, such as drain current collapse phenomenon. Many of the problems are caused by parasitic conduction in the semi-insulating Ga<sub>N</sub> epilayer, the spillover of channel

electrons into the semi-insulating GaN epilayer, and charge trapping by the defects in the semi-insulating GaN epilayer. The drain current collapse phenomenon under RF operation limits the output microwave power and instability of the device. The GaN epilayer 106 must be highly resistive in order to minimize these problems and to ensure the device working properly.

5 [0006] In reality, it is difficult to grow highly resistive GaN. Accordingly, the resistance of the GaN epilayer is too low (due to the presence of unintentional impurities and defects), which introduces a parasitic current and degrades device performance. In the worst case, the transistor cannot be pinched off. Although growth at low pressure by introducing more defects or anti-doping by carbon or iron may be used to increase the GaN resistivity, the dopants have been shown to  
10 increase the defect density in the GaN bulk epilayer and enhance the current collapse phenomenon.

[0007] Additionally, for conventional HFETs grown on SiC or Si, semi-insulating SiC or Si substrate loses their semi-insulating properties at above 400°C, which leads to very high leakage currents at high temperatures.

[0008] A need remains in the art for III-nitride HFETs with improved performance  
15 characteristics.

#### BRIEF SUMMARY OF THE INVENTION

[0009] The present invention provides an improved III-nitride quantum-well based field effect transistor (QW-FET) structure/device. The substrate may be Sapphire, Silicon, Silicon Carbide, or other appropriate materials. On the top of this substrate, a highly resistive thick epilayer such as Aluminum  
20 Nitride (AlN), Aluminum Gallium Nitride (AlGaN), Indium Aluminum Gallium Nitride (InAlGaN), or Aluminum Boron Nitride (AlBN), for example, is first deposited on a low temperature grown buffer layer as the epitaxial template for the subsequent layers. The low temperature buffer layer may include AlN, AlGaN, InAlGaN, AlBN, or GaN. AlN (or AlGaN, InAlGaN, AlBN) alloy epilayer is then grown as the bottom barrier and insulating layer, followed by a thin channel layer such as GaN, Indium  
25 Gallium Nitride (InGaN), graded InGaN or multilayers of InGaN and GaN, for example with a thickness from tens of nanometers to hundreds of nanometers. The last AlGaN alloy epilayer as the top barrier finishes the whole structure. Because the low bandgap GaN channel layer is sandwiched

-4-

between the bottom high bandgap AlN (AlGa<sub>N</sub>) layer and the top high bandgap AlGa<sub>N</sub> layer, the device structure is a quantum-well. The device has source, drain, and gate contacts.

## BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

[0010] Fig. 1 is a fragmentary cross sectional view of a conventional heterostructure field effect transistor (HFET) structure based on an AlGa<sub>0.3</sub>N/GaN heterojunction.

5 [0011] Fig. 2 is a fragmentary cross sectional view of the quantum-well field effect transistor (QW-FET) structure based on AlGa<sub>0.3</sub>N/GaN/AlN (AlGa<sub>0.3</sub>N) of the present invention.

[0012] Fig. 3 is a diagram illustrative of the band diagram for an Al<sub>0.3</sub>Ga<sub>0.7</sub>N/GaN (50nm)/AlN QW-FET structure.

[0013] Fig. 4 is a diagram illustrative of two dimensional electron distributions at AlGa<sub>0.3</sub>N/GaN heterojunction for delta doping and uniform doping with the same amount of dopants.

10 [0014] Fig. 5 is a diagram illustrative of the relationship between the simulated 2-D electron densities and the GaN channel thickness for different Al contents in the top AlGa<sub>0.3</sub>N barrier with delta doping.

[0015] Fig. 6 is a diagram illustrative of the simulated conduction band edge of Al<sub>0.3</sub>Ga<sub>0.7</sub>N/GaN/AlN QW-FET structure with backside doping.

15 [0016] Fig. 7 is a diagram illustrative of the comparison of electron distribution with and without backside doping.

[0017] Fig. 8 is a diagram illustrative of the on-wafer drain-source DC current-voltage characteristics of an Al<sub>0.3</sub>Ga<sub>0.7</sub>N/GaN/AlN QW-FET of the present invention.

20 [0018] Fig. 9 is a diagram illustrative of the gate lag measurement result of an Al<sub>0.3</sub>Ga<sub>0.7</sub>N/GaN/AlN QW-FET of the present invention with gate pulsing from -10V (deep pinch off) to 0V.

## DETAILED DESCRIPTION OF THE INVENTION

[0019] Comparing the conventional AlGa<sub>N</sub>/Ga<sub>N</sub> HFET structure of the prior art illustrated in Fig. 1 with the present invention illustrated in Fig. 2, the novel QW-FET structure of this invention generally identified by reference numeral 10 incorporates several distinctive schemes.

5 The first three include: (1) replacing the “semi-insulating” Ga<sub>N</sub> epilayer 106 with a highly resistive epilayer 12, (2) employing only a thin channel layer 14 (a few tens of nanometers to a few hundreds of nanometers) instead of a thick Ga<sub>N</sub> epilayer 106 (a few microns) as the channel layer, and consequently (3) substituting the conventional AlGa<sub>N</sub>/Ga<sub>N</sub> single heterostructure 118 with the AlGa<sub>N</sub>/Ga<sub>N</sub>/AlN(AlGa<sub>N</sub>) quantum-well structure 16. By doing so, the parasitic conduction in the  
10 thick Ga<sub>N</sub> epilayer 106 and leakage current of the prior art will be completely eliminated and the drain current collapse will be reduced, and hence the amplification characteristics will be improved. Moreover, the reduction of the channel layer 14 thickness may also improve the device’s speed and frequency response.

[0020] Highly resistive layer 12 may include AlGa<sub>N</sub>, InAlGa<sub>N</sub>, AlBN, or AlN, for example.

15 Each of these compositions are highly resistive. The thin channel layer 14 may include Ga<sub>N</sub>, InGa<sub>N</sub>, graded InGa<sub>N</sub>, or multilayers including InGa<sub>N</sub> and Ga<sub>N</sub>, for example.

[0021] For the AlGa<sub>N</sub>/Ga<sub>N</sub>/AlN(AlGa<sub>N</sub>) QW-FET structure, one may also incorporate new schemes to increase the channel electron density, generally indicated by reference numeral 18, because the negative polarization charge at the bottom channel layer 14 and AlN(AlGa<sub>N</sub>) layer 20  
20 interface could possibly deplete the 2-D electron gas density 18. To increase the 2-D electron density 18, an n-type delta-doping scheme in the top AlGa<sub>N</sub> barrier layer 22 is used along with doping the backside of the channel layer 14 so the dopants are away from the top interface between channel layer 14 and AlGa<sub>N</sub> layer 22.

[0022] For conventional HFETs grown on SiC or Si, semi-insulating SiC or Si substrate 102  
25 loses their semi-insulating properties at above 400°C, which leads to very high leakage currents at high temperatures. By depositing a highly resistive epilayer 12 before preparing the active transistor layers, the active layers will be completely electrically isolated from the semi-insulating substrate



26, which in turn will greatly improve the power and frequency performances at high temperatures for HFET devices grown on semi-insulating substrates.

[0023] For more details of QW-FET structure 10 (Fig. 2) of this invention, the top AlGaN barrier layer 22 may be unintentionally doped or intentionally doped, and the dopants may be  
5 uniformly distributed in the entire layer or concentrated into an extremely thin layer within the layer (called delta-doping). Between the AlGaN barrier layer 22 and the channel layer 14, a very thin layer of AlN (~ 1 nm) may also be deposited to reduce the interface alloy scattering. The channel layer 14 may be undoped or intentionally doped, and in particular, the lower part of this layer may be intentionally doped (backside doping). The backside doping overcomes the problem of the  
10 negative polarization bounded charge at the interface of channel layer 14 and layer 20 and increases the 2-D electron density without sacrificing its mobility. Layer 20 may be AlN or AlGaN (or InAlGaN) alloy with different aluminum contents. Layer 12 may incorporate a buffer layer 24 at the bottom side.

[0024] The QW-FET structure 16 of the present invention comprises two barrier layers. The  
15 thin GaN channel layer 14 is sandwiched by the top AlGaN barrier layer 22 and the bottom AlN (or AlGaN or InAlGaN) barrier layer 20. In the conventional HFET structure 118, there is only one AlGaN barrier layer 108 on the top, and the bottom thick GaN bulk epilayer 106. With the highly resistive epilayer 12 of AlN, AlGaN, InAlGaN, or AlBN, for example, replacing the semi-insulating GaN thick epilayer 106, the parasitic conduction in the GaN bulk 106 is completely removed and  
20 leakage current is reduced. The AlN or AlGaN or InAlGaN (with high Al composition) layer 20 has a much wider bandgap than channel layer 14, and this large conduction band offset between the channel 14 and AlN (or AlGaN) epilayer 20 limits the spill-over of channel electrons into the bulk epilayer, thereby minimizing the drain current collapse due to defects trapping in GaN epilayer 106, and improving the device amplification characteristics.

25 [0025] In general, the output power of the III-nitride HFET devices 100 depends on the 2-D electron density 116 in the channel. For the AlGaN/GaN/AlN(AlGaN) QW-FET device 10 of the present invention, one would also incorporate new techniques to enhance the channel electron density because the negative polarization charge at the bottom interface between channel layer 14

and AlN(AlGaN) layer 20 could decrease the 2-D electron gas 18 (which is enhanced by this same polarization effect at the top interface between AlGaN layer 22 and channel layer 14). The conduction band and the electron distribution of the AlGaN/GaN/AlN quantum well may be determined by solving Poisson equation and Schrödinger equation self-consistently using existing educational software developed by Notre Dame University that has been used successfully by several groups for HFET structural design. The calculated band diagram and the electron distribution for an  $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{GaN}(50\text{nm})/\text{AlN}$  QW-FET structure are shown in Fig. 3. Here the channel layer of GaN has a thickness of 50 nm and is treated as fully relaxed. Only spontaneous polarization charges appear at the GaN/AlN (AlGaN) interface. The negative bounded charge at the GaN/AlN(AlGaN) interface may decrease the electrons in the GaN channel by lifting up the conduction band edge. Compared to the conventional AlGaN/GaN HFET structure (Fig. 1), the 2-D electron density ( $n_s$ ) in an  $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{GaN}(50\text{nm})/\text{AlN}$  QW-FET structure (Fig. 2) could decrease by more than 30% without incorporating other methods to minimize the influence of the negative polarization charge at the bottom interface between GaN channel layer 14 and AlN layer 20 and to enhance the 2-D electron density 18 in the channel.

[0026] In order to take the advantage of high resistivity of the AlN epitaxial template, and at the same time without sacrificing the high 2-D electron density ( $n_s$ ), the present invention also provides methods to overcome the charge depletion effect (or negative bounded polarization charge problem). These methods can also be combined together. The effect of the negative polarization charge between the GaN and AlN (AlGaN) interface on the 2-D channel electron density can be minimized by optimizing the structure and adoption of several techniques, as discussed hereinbelow.

[0027] One such technique is using the n-type delta-doping scheme in the top AlGaN barrier layer 22. In the conventional HFET structure 100, the top AlGaN barrier layer 108 is uniformly doped. The QW-FET structure 10 of the present invention substitutes this uniform doping with a delta doping. Referring to Fig. 4, calculation results demonstrate that the delta doping scheme gives a higher 2-D electron density than that of uniformly doping with a ~ 14% increase. This enhancement is due to the fact that uniformly distributed dopant ions will screen the polarization field, while delta doping does not.

[0028] The second method for reducing the depletion effect of the negative polarization charge at the GaN/AlN(AlGaIn) interface is to increase the Al content in the AlGaIn top barrier 22. Fig. 5 shows the relationship between the simulated 2-D electron densities 18 and the GaN channel 14 thickness for different Al contents in the top AlGaIn barrier layer 22, which illustrates that a higher Al content in the top AlGaIn barrier provides higher 2-D electron densities 18.

[0029] The third method to achieve a high 2-D electron density is backside doping in the channel layer. As illustrated in Fig. 3, the polarization charges at the interface between the channel layer 14 of GaN and AlN(AlGaIn) layer 20 lift up the band edge of the channel layer 14 and introduce a built-in electrical field, pointing to the 2-D channel 18 at the interface between AlGaIn layer 22 and the channel layer 14. If the bottom side of the channel layer 14 is doped, the introduced electrons will accumulate in the 2-D channel 18 naturally, separating from the dopant atoms by the electric field. Figs. 6 and 7 show the simulated conduction band edge and electron distribution for one case of backside doping for an  $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{GaN}(50\text{nm})/\text{AlN}$  QW-FET structure. Here for the total 50 nm thick GaN channel layer, the bottom 25 nm is doped by silicon. The electrons introduced by backside doping accumulate in the 2-D channel, and the sheet carrier density increases to a level ( $1.4 \times 10^{13} \text{ cm}^{-2}$ ), which is comparable to the value in a conventional AlGaIn/GaN single heterostructure FET. It should be understood that the backside doping in the present invention is different from the channel doping in the convention HFET structure. In the later case, the dopants reduce the mobility of the channel electrons and decrease the device performance. In the present invention the backside doping in the electrical field inherently separates the dopants from the electrons avoiding a reduction in the mobility of channel electrons and device performance.

[0030] A graded AlGaIn layer 20 may also be introduced between highly resistive epilayer 12 and channel layer 14 by gradually reducing the aluminum composition of the graded layer. The introduction of this graded layer reduces the polarization effect hence minimize the influence on the 2-D electron density.

[0031] To verify the abovementioned concepts,  $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{GaN}/\text{AlN}(\text{AlGaIn})$  QW-FET structures were grown by MOCVD. By combining the graded AlGaIn layer 20, the backside doping in the GaN channel layer 14, and delta doping in the AlGaIn barrier layer 22 into

Al<sub>0.3</sub>Ga<sub>0.7</sub>N/GaN(50 nm)/AlN(AlGa<sub>N</sub>) QW-FET structures of the present invention, the structures exhibit 2-D electron density values as high as  $1.8 \times 10^{13} \text{ cm}^{-2}$ .

5 [0032] To demonstrate the advantageous features of AlGa<sub>N</sub>/Ga<sub>N</sub>/AlN QW-FET of this invention, devices were fabricated from Al<sub>0.3</sub>Ga<sub>0.7</sub>N/GaN/AlN quantum well wafers that incorporate all the methods described herein by photolithography patterning together with plasma dry etching and contact metallization. On-wafer measured drain-source DC current-voltage characteristics for one such device is shown in Fig. 8.

10 [0033] Referring to Fig. 8, devices with a gate length of  $\sim 1 \mu\text{m}$ , a source-drain distance of  $3 \mu\text{m}$  and a gate width of  $80 \mu\text{m}$  have been fabricated. The drain current has a maximum value of more than 1 A/mm and the device is completely pinched off at a gate bias of  $-6 \text{ V}$ . For structures grown on sapphire, these are the best results ever achieved for nitride HFETs. These results demonstrate the advantages of AlGa<sub>N</sub>/Ga<sub>N</sub>/AlN QW-FETs of the present invention. Even without special passivation processing, the device exhibits only a minor drain current collapse under pulse gate driving.

15 [0034] Referring to Fig. 9, the gate lag measurement of an Al<sub>0.3</sub>Ga<sub>0.7</sub>N/GaN/AlN QW-FET with gate pulsing from  $-10 \text{ V}$  (deep pinch off) to  $0 \text{ V}$  is illustrated. For this measurement, a small resistor is connected in series with the QW-FET device, and a digital oscilloscope is used to measure the voltage on this probing resistor, which is proportional to the drain current. The drain current only has a small reduction ( $<10\%$ ) under  $1 \mu\text{s}$  gate pulse driving, a dramatic improvement over  
20 conventional AlGa<sub>N</sub>/Ga<sub>N</sub> devices, which generally have a 30%-50% reduction under pulse driving. This result is also comparable with the best passivated devices ever reported, which shows the drain current of the Sc<sub>2</sub>O<sub>3</sub> passivated Sc<sub>2</sub>O<sub>3</sub>/AlGa<sub>N</sub>/Ga<sub>N</sub> device has a decrease of less than 10% in the gate lag measurement. After passivation the devices of the present invention may have even higher performance.

25 [0035] A potential extent application of this invention is related with the low resistive substrates. For RF devices, the substrates must have a high resistance to avoid the power consumption caused by the parasitic current in the substrates. The low conductivity of the substrates also decreases the frequency response of the devices. Although silicon (Si) and silicon carbide (SiC)

substrates are better than the current widely used sapphire for the nitride HFET devices, it is difficult and expensive to achieve highly resistive Si and SiC substrates.

**[0036]** The structure of this invention may be extended to use low resistive substrates, since AlN epitaxial templates are highly resistive. By depositing a highly resistive epilayer before  
5 preparing the active transistor layers, the active layers will be completely electrically isolated from the low resistive substrate, making the use of low resistive substrates for III-nitride FETs possible. The technique of backside doping may also be extended to the GaN FET devices with AlN (AlGaIn) epilayer on other substrates.

**[0037]** Compared to a very recent publication reporting the AlGaIn/GaN HFET structure  
10 homoepitaxially grown on bulk AlN substrate, where the use of AlN bulk was intended to reduce the number of growth defects and dislocation density, the new methods described in this invention provide AlGaIn/GaN/AlN QW-FET with a much higher performance. Moreover, the recently reported AlGaIn/GaN HFET structures are specifically grown homoepitaxially on AlN bulk substrates, which are still very small and expensive, while the present AlGaIn/GaN/AlN QW-FET  
15 structure can be deposited on foreign substrates of varying resistivities.

**[0038]** It is to be understood that while certain forms of this invention have been illustrated and described, it is not limited thereto, except in so far as such limitations are included in the following claims and allowable equivalents thereof.

-12-

## CLAIMS

Having thus described the invention, what is claimed as new and desired to be secured by Letters Patent is:

1. A transistor comprising:
  - 5 a substrate;
  - a first buffer layer deposited on said substrate;
  - a first epilayer deposited on said buffer layer;
  - a second epilayer deposited on said first epilayer;
  - a GaN channel layer deposited on said second epilayer;
  - 10 an AlGaN alloy epilayer deposited on said GaN channel layer;
  - a plurality of electrical connections deposited on said AlGaN alloy epilayer comprising:
    - a source connection, a gate connection and a drain connection thereby permitting a  
difference of electrical potential to be applied to said AlGaN alloy layer so  
as to permit operation as a transistor.
- 15 2. The transistor as set forth in claim 1 wherein said substrate is an insulating or semi-insulate substrate.
3. The transistor as set forth in claim 1 wherein said first epilayer comprises a highly resistive aluminum nitride (AlN) layer.
4. The transistor as set forth in claim 1 wherein said second epilayer comprises  
20 an aluminum nitride layer.
5. The transistor as set forth in claim 1 wherein said second epilayer comprises an aluminum gallium nitride layer.
6. The transistor as set forth in claim 1 wherein said GaN channel layer is generally less than 500 nanometers thick.
- 25 7. The transistor as set forth in claim 1 wherein said AlGaN alloy epilayer includes an n-type delta-doping.

-13-

8. The transistor as set forth in claim 1 wherein said AlGaN alloy epilayer includes an n-type doping.

9. The transistor as set forth in claim 1 wherein said GaN channel layer is backside doped.

5 10. The transistor as set forth in claim 1 further comprising a thin layer of AlN deposited between said GaN channel layer and said top AlGaN layer.

11. The transistor as set forth in claim 1 wherein said GaN channel layer is undoped.

10 12. The transistor as set forth in claim 1 wherein said GaN channel layer is intentionally doped.

13. The transistor as set forth in claim 1 wherein said the second epilayer has a graded aluminum composition.

14. A transistor comprising:

an insulating or semi-insulating substrate;

a first buffer layer deposited on said substrate;

a highly resistive aluminum nitride (AlN) epilayer deposited on said buffer layer;

5 an aluminum gallium nitride epilayer deposited on said highly resistive aluminum nitride (AlN) epilayer;

a GaN channel layer deposited on said aluminum gallium nitride epilayer;

an AlGaN alloy epilayer deposited on said GaN channel layer;

a plurality of electrical connections deposited on said AlGaN alloy epilayer comprising:

10 a source connection, a gate connection and a drain connection thereby permitting a difference of electrical potential to be applied to said AlGaN alloy layer so as to permit operation as a transistor.

15 15. The transistor as set forth in claim 14 wherein said GaN channel layer is generally less than 500 nanometers thick.

16. The transistor as set forth in claim 14 wherein said AlGaN alloy epilayer includes an n-type delta-doping.

17. The transistor as set forth in claim 14 wherein said AlGaN alloy epilayer includes an n-type doping.

20 18. The transistor as set forth in claim 14 wherein said GaN channel layer is backside doped.

19. The transistor as set forth in claim 14 further comprising a thin layer of AlN deposited between said GaN channel layer and said top AlGaN layer.

20. The transistor as set forth in claim 14 wherein said GaN channel layer is undoped.



21. The transistor as set forth in claim 14 wherein said GaN channel layer is intentionally doped.

22. The transistor as set forth in claim 14 wherein said aluminum gallium nitride epilayer has a graded aluminum composition.

-16-

23. A transistor comprising:

an insulating or semi-insulating substrate;

a first buffer layer deposited on said substrate;

a highly resistive aluminum nitride (AlN) epilayer deposited on said buffer layer;

5 an aluminum gallium nitride epilayer deposited on said highly resistive aluminum nitride (AlN) epilayer;

a backside doped GaN channel layer deposited on said aluminum gallium nitride epilayer;

an n-type doped AlGaN alloy epilayer deposited on said GaN channel layer;

a plurality of electrical connections deposited on said AlGaN alloy epilayer comprising:

10 a source connection, a gate connection and a drain connection thereby permitting a difference of electrical potential to be applied to said AlGaN alloy layer so as to permit operation as a transistor.

24. The transistor as set forth in claim 23 wherein said backside doped GaN channel layer is generally less than 500 nanometers thick.

15 25. The transistor as set forth in claim 23 wherein said n-type doped AlGaN alloy epilayer includes an n-type delta-doping.

26. The transistor as set forth in claim 23 further comprising a thin layer of AlN deposited between said backside doped GaN channel layer and said top AlGaN layer.

20 27. The transistor as set forth in claim 23 wherein said aluminum gallium nitride epilayer has a graded aluminum composition.

-17-

28. A transistor comprising:

a substrate;

a first buffer layer deposited on said substrate;

a first epilayer deposited on said buffer layer;

5 a second epilayer deposited on said first epilayer;

a channel layer deposited on said second epilayer;

an AlGa<sub>N</sub> alloy epilayer deposited on said channel layer;

a plurality of electrical connections deposited on said AlGa<sub>N</sub> alloy epilayer comprising:

10 a source connection, a gate connection and a drain connection thereby permitting a difference of electrical potential to be applied to said AlGa<sub>N</sub> alloy layer so as to permit operation as a transistor.

29. The transistor as set forth in claim 28 wherein said substrate is an insulating or semi-insulating substrate.

15 30. The transistor as set forth in claim 28 wherein said first epilayer comprises a highly resistive aluminum nitride (AlN) layer.

31. The transistor as set forth in claim 28 wherein said first epilayer comprises a highly resistive aluminum gallium nitride (AlGa<sub>N</sub>) layer.

32. The transistor as set forth in claim 28 wherein said first epilayer comprises a highly resistive indium aluminum gallium nitride (InAlGa<sub>N</sub>) layer.

20 33. The transistor as set forth in claim 28 wherein said first epilayer comprises a highly resistive aluminum boron nitride (AlBN) layer.

34. The transistor as set forth in claim 28 wherein said second epilayer comprises an aluminum nitride (AlN) layer.

25 35. The transistor as set forth in claim 28 wherein said second epilayer comprises an aluminum gallium nitride (AlGa<sub>N</sub>) layer.

-18-

36. The transistor as set forth in claim 28 wherein said second epilayer comprises an indium aluminum gallium nitride (InAlGaN) layer.

37. The transistor as set forth in claim 28 wherein said channel layer comprises a gallium nitride (GaN) layer.

5 38. The transistor as set forth in claim 28 wherein said channel layer comprises an indium gallium nitride (InGaN) layer.

39. The transistor as set forth in claim 28 wherein said channel layer comprises a graded indium gallium nitride (InGaN) layer.

10 40. The transistor as set forth in claim 28 wherein said channel layer comprises an indium gallium nitride (InGaN) layer and a gallium nitride (GaN) layer.

41. The transistor as set forth in claim 28 wherein said channel layer is generally less than 500 nanometers thick.

42. The transistor as set forth in claim 28 wherein said AlGaN alloy epilayer includes an n-type delta-doping.

15 43. The transistor as set forth in claim 28 wherein said AlGaN alloy epilayer includes an n-type doping.

44. The transistor as set forth in claim 28 wherein said channel layer is backside doped.


20 45. The transistor as set forth in claim 28 further comprising a thin layer of AlN deposited between said channel layer and said top AlGaN layer.

46. The transistor as set forth in claim 28 wherein said channel layer is undoped.


47. The transistor as set forth in claim 28 wherein said channel layer is intentionally doped.

-19-

48. The transistor as set forth in claim 28 wherein said the second epilayer has a graded aluminum composition.



*Fig. 1*  
**PRIOR ART**



*Fig. 2*




Fig. 3




Fig. 4




Fig. 5




Fig. 6






Fig. 7




Fig. 8




Fig. 9