

(19)
(12)(KR)
(B1)(51) 。 Int. Cl. ⁶
G11C 29/00(45)
(11)
(24)2002 10 18
10 - 0357022
2002 10 04(21) 10 - 1999 - 0017539
(22) 1999 05 17(65) 2000 - 0005666
(43) 2000 01 25(30) 1998 - 169881 1998 06 17 (JP)
1998 - 269761 1998 09 24 (JP)(73) 가 가
2 2 3

(72) 2 - 2 - 3 가 가

(74)

:

(54)

1		(1000)	
2	1	(1000)	
3			
4			
5		가	DQ0
6		DQ0	가
7		DQ0	DQ15
8	7	DQ0	DQ3
9		(1000)가	
10	1	(64)	
11	10		(148)
12	10		(156)
13	10	(162)	
14	13	(512)	
15	1	DLL	(30)
16	15	(238)	
17		(64)	
18	2	(2000)	
19			
20	2	(2000)	
21			
22	21	D1, D2, D3	
23			
24	23	(3020)	
25		DQ0	

26 .

27 22 #4 .

28 , 가

29 DQ0 DQ15 .

30 29 (1200) .

31 21 .

32 29 (1300) .

33 .

34 3 (2100) .

35 3 DQ0 .

36 BIST .

37 , .

38 3 1 .

39 .

40 4 .

41 DQ .

42 4 DLL (360) .

43 (232) .

44 42 (236) (238) .

45 42 (235) .

46 (370) .

47 .

48 DLL (420) .

49 .

50 .

51	G	DLL	(440)	.
52	F		(234a)	.
53	D		(233b)	.
54				(780)
				.
55	E		(450)	.
56	E		(791)	.

<

142, 143 :

146, 148, 154, 156 :

150 :

152 :

158 :

162, 164, 172, 174, 180, 182 :

166, 168, 170, 176, 178 :

, , .

, , , .

, , , , 가 , , , .

1G 가 , , , , 가 , , , .

, , , , , 가 , , , .

2

가

가

가

가

(가)()

가

3 BIST(built in self test) DLL (delay lock loop)

1

가

가가

1 2 1

1 2 1 2

1 , 1 , 1 2
1 . 2 , 2 . 1 ,
1 1 2 1 1 , 2
2 2 , 1 2

1 2
1 2

[1]

1 , (1000)

1 , (1000) 1G

(DDR - SDRAM)

P1, P2 , (1000) , 가
 /CS P4 , 가
 가 /CAS P6 , ,
 P7 , DM0 DM3
 P8 , QS0 QS3
 P9 , H/L Vref가
 P11 , 8 3
 DQ0 DQ31
 P10 , P13
 BA0 BA2 A0 A12가
 P12 ,
 CKE가 (1000) .
 , , 가 .

/CS가 , 가 . IC DM0 DM2 ,
 , IC , DQ
 8 DM .
 가 QS , IC IC
 , IC DQ 8
 QS가 .
 A0 A12 , 13 가 , 가 .
 13 10 가 .
 (1000) , (2) ,
 (16) , (8) ,
 (12) ,
 (18) , (18)가
 (20) .
 (1000) , (6) , (8)가 (6)
 (4), (24) , (24)가
 가 RD (10) ,
 (28) , (28)가
 CD (14) .
 (1000) , CLK CLK(in)
 (DLL) (30) , P13 G - I/O
 (22) .
 G - I/O 8 BANK0 BANK7 .
 2 , 1 (1000) .
 2 (1000) (60)
 /RAS, /CAS, /WE, /CS , (70) ,
 (70) (53a 53b) ,
 (100) .
 (100) , 2 16 (100a 100p)
 (1000) 1G , 64M
 (1000) , (66) CLK CLK
 (70) , CLK(in) (

(18) , DLL CLK
 CLK(in) .
 (62) A0 A12, BA0 BA2 (70)
 CLK(in) , (1000) .
 BA0 BA2 , (51a) (72) (72)
 (51b 51c) , B0 B7 .
 B0 B7 , DQ0 DQ15 ,
 DQ16 DQ31 2
 , (62) (50a 50b) ,
 (52) (52) , (50c)
 (1000) , (70) , (36) (36) ((50c)) (44) , (40) ,
 50c) (70) (34) , (34) (40) , (42) (40) ()
 DQ31 , (1000) , (60)
 (62) DQ0 DQ31 DQ0 DQ15 DQ16
 (64a 64f) , (54) , (100a 100p) /
 (38) (54)
 (60) /RAS , (1000) /RAS ,
 (44) (100) 가 .
 (60) /CAS , (100)
 (60) /CS , (1000)가
 /WE , (1000)
 /CS, /RAS, /CAS /WE , CLK(in) .
 (62) CLK(in)

[]

가

3 ,

3

CLK

t1 ,

가 .

t2 , DQS 가 , t3, t4, t5 DQ D1 D2, D3, D4가 DQS가

t6 ,

D1, D2 CLK

t7 ,

D3, D4

t8

가

가

t8 ,

가 .

t8 t9
D5, D6

CLK

t9 t10 , 가
D7, D8

CLK

DQS

t11 t15

DQS

D5 D8

, 3

CLK

t15

가

가 .

CLK

DQS

[]

4 ,

4 , 2

(100a 100d)

DQ0 DQ15

4 (100abe) , (100a 100b)

(100abo)

256M
MWD

가 , 2 가 , 2 가 ,

가

가 , 가 , 가

가 DQ

DQ0 (64a) , (100abe, 100cde) (102), (122)가 (64a) (100abo, 100cdo) (104), (124)가

DQ1 DQ15 가

가

5 , 가 DQ0

가 , (104) 가 , (112) 가 (114), (116) RDBO (110) (10) RDBE (110) 가

2) 6 , DQ0 가

6 (134), (132), (130) WDBO , (136), (124) (130) WDBE (122) 가

7 , DQ0 DQ15

7 가 , DQ0 DQ15 , WDB가 RDB

가 , DQ16 DQ31 가 가

8 , 7 DQ0 DQ3

8 , RDB (142, 143) , (142, 143) (144) , (144) , CAS (148) , (144) , CAS 4 (146) , (148, 146)

(150) .

가 , DQ0 (152) , (152)
 4 (156) , (152)
 4 (154) , (154, 156)
 (158) . (158)
 WDB .

9 , (1000)가 .

9 , CLK , CLK(ctr) CLK
 , /CS, /RAS, /CAS, /WE
 (1000) .

L - DQ , DQ16 DQ31 D0 DQ15 , U - DQ
 ,

64 - ARRAY ,
 . L - Even ,
 , L - Odd .

t1 , (ACT)가 , t2 (WRITE)가 .

t3 , DQ0 DQ31 CLK 2 (8) 가
 .

t3 2 가 , t4 가 2 가
 64 가 , 64 32 가 2 1 (8) 32 ,
 CLK(ctr) 64 4 가 .

t5 , 가 64 가 , t6
 32 가 .

10 , 1 (64) .

10 , EVEN0 , (0) (3) ,
 ODD0 , (0) (3) .
 EVEN1 , (4) (7) , ODD1 , (4)
 (7) .

(64) ,
 EVEN0, ODD0, EVEN1 ODD1
 R - EN (142, 143) , RCLK(ctr)
 (162) , (162) (142, 143)가

(146, 148) .

CAS (64) , DLL DLL DLLe, DLLo
 (166) , CK2 (172) . (146, 148) CK1, CK2 (164) , CK1
 (172, 164)

(64) , OE DQ0 (150)
 CK1 (148) (150) (168) , CK
 2 (146) (150) (170) .

(64) , DQ0 WE
 (152) , FETCHe, FETCHo
 (152) (176, 178) , FETCHo
 (174) , FETCHe
 (180) , (174)가 , (176)
 (156) , (180)가 (178)가
 (154) .

(64) , WCLK(loc)
 (182) , (182)가 (154, 156)가
 (158) (158)
 (1)가 EVEN0, ODD0, EVEN
 1, ODD1 .

4 7 , 0 3 , 가 (142, 143)
 4 , .

(4 - 7)/ (0 - 3) , 가
 가 (143), (148), (168)가 가
 (142), (146), (170)가 가 2 가
 (143, 142) (148, 146)
 4 ,
 (162) RCLK(ctr)

LLo , DLLe, D
 (164, 172)가 ,

가 (146) , 가 (148) , RCLK(ctr) (168) , 가 (170) , DLLe DLLo 가 , 가, 1.5 DLLo가 (168) , DLLe가 (170) .

(154) , (156, 154) 가 (156) , (158) (158) WCLK(loc) (158) .

10 , 가 .

가 .

DQ

11 , 10 (148) .

11 , (148) RIN , SELA 가 ROUT 4 (148a 148d) (148a) , 가 RIN 가 N1 N2 P MOS (192) , 가 N1 N3 N2 P MOS (194) , 가 N1 SELB 가 N2 ROUT N MOS (196) , (198) , N2, N4가 N1 NOR (200) .

(148b, 148c, 148d) (148a) .

3 (148) , (148a 148d) READ(FLAG) N N MOS (202) , READ(FLAG)가 (204) .

(194, 196) 가 N MOS , (194, 196) 가 .

(202) 가 (146) (148) .

10 (146) (148) .

12 , 10 (156) .

12 , (156) , WIN
WOUT 4 (156a 156d) .

(156a) , WIN SELC N5 P MOS (21
2) , N5가 가 N6 P MOS
(214) , 가 N5 가 N6, N7 N MOS (21
216) , SELD N6 WOUT N MOS
(218) . (156a) , N6, N8 N5 NOR (22
0) .

(156b, 156c, 156d) (156a) .

(156) , (156a 156d) WRITE(FLAG)
N7 N MOS (222) , WRITE(FLAG)가
N8 (224) .

(214, 216) 가 ,
(214, 216) N MOS
(222) 가 가 .

10 (154) (156) .

11, 12 , (148, 156) L ,
H MOS .

MOS , 가 L
P , 가 H
N 가 , 가 가 .(,
가 가 .)

가 N MOS ,

11, 12 NOR 가 L() H()
가 P MOS 가
MOS .

13 , 10 (162) .

13 , (162) , READ(FLAG), RESET, C02,
C011 Q C01 (501) , C01 D
C02 (514) , C02 D

Q C03 (516) , C03 D D Q Q
C04 (518) , C04 D Q
C011 (512) , C01, C02, C03, C04 SCLK
C1, C2, C3, C4 (519) .

(512, 514, 516, 518) CK SCLK가
R RESET가 .

(501) , READ(FLAG) NOR (502) , NOR (502)
RESET C02 NOR (502)
3 NOR (504) , NOR (502) (506) , (506)
C011 NOR (508) , NOR (508) C01
(510) .

(519) , C01 SCLK NAND (520) , NAND (520)
C1 (522) , C02 SCLK NAND
(524) , NAND (524) C2 (526) , C0
3 SCLK NAND (528) , NAND (528) C3
(530) , C4 SCLK NAND (532) , NAND (532)
S4 (534) .

14 , 13 (512) .

14 , (512) CK가 (570) , (570)
(572) , D가 (542) , (542) NF1
P MOS (544) N MOS (546) , NF1
R NOR (548) , NOR (548) (550) ,
(550) NF1 P MOS (554) N MOS
(552) .

P MOS (544) N MOS (552) (570)
. N MOS (546) P MOS (554) (572)
. .

(512) , NOR (548) NF2 P MOS ((556) N MOS (558) , NF2가 (560) , (560)
R NOR (562) , NOR (562) NF2
P MOS (564) N MOS (566) , (566)
Q (568) .

P MOS (556) N MOS (566) (572)
 . N MOS (558) P MOS (564) (570)
 .
 13 (514, 516, 518) (512)
 (162)
 RESET (512 518)
 READ(FLAG)가 C01 H
 SCLK가 C01 (514)
 (501) C02 가 C01 L C02가 H
 C02 H (516, 518, 512, 514) C01, C02, C03,
 C04 가 H , H SCLK
 C01, C02, C03, C04 1 (519)
 C1, C2, C3, C4 SCLK ,
 .
 10 (164, 172, 174, 182, 180) (162)
 .
 15 , 1 DLL (30)
 .
 15 , DLL (30) , CLK ECLK (231) ,
 CLK(in) CCLK (233) , CCLK, ECLK
 (232) , (232) UP/DOWN / (234) , (236) , (236)가
 234) ECLK ECLK2 (238) , ECLK2
 (240) , (240) CLK(in)
 (242)
 , (242)
 ,
 가
 .
 16 , 15 (238)
 .
 16 , (238) ECLK (252 274) , (274)
 (276 282) , (274)
 (284) (282) 15 (240) , EXOR (284)
 CLK 2 DLL
 16 16 가 ,
 15 (236)가 , 가
 . EXOR (284) (238) 4 1 2
 DLL

The diagram illustrates the timing of a memory controller's operations. The horizontal axis represents time, with specific events marked by vertical lines and labels. The vertical axis represents signal levels, with 'H' for high and 'L' for low.

- CLK (in):** The system clock signal, shown as a periodic square wave.
- CLK(ctr):** The controller clock signal, which is a delayed version of CLK(in).
- DLL (Data Latency Lock):** A signal that is active (high) during data transfer operations. It is shown as a pulse that starts at the beginning of a data transfer and ends at the end of the transfer.
- WRITE (FLAG):** A signal that indicates a write operation. It is shown as a pulse that starts at the beginning of a write operation and ends at the end of the operation.
- READ (FLAG):** A signal that indicates a read operation. It is shown as a pulse that starts at the beginning of a read operation and ends at the end of the operation.
- DQ (Data Bus):** The data bus signal, which carries data between the controller and memory. It is shown as a signal that changes state (high or low) during data transfers.
- Data Bus Activity:** The diagram shows data being transferred over the DQ bus. For example, during a write operation, data is sent from the controller to the memory. During a read operation, data is sent from the memory to the controller.
- Timing Parameters:** Various timing parameters are indicated by labels such as t_1 , t_2 , t_3 , t_4 , t_7 , t_8 , t_9 , and t_{10} . These represent the time intervals between specific events, such as the time between the start of a data transfer and the start of a flag signal.
- Bus Widths:** The diagram indicates the width of the data bus at different times. For example, at t_1 , the bus width is 17 bits. At t_2 , it is 10 bits. At t_3 , it is 156 bits. At t_4 , it is 154 bits. At t_7 , it is 148 bits. At t_8 , it is 146 bits. At t_9 , it is 64 bits. At t_{10} , it is 1 bit.

[2]

18 , 2 (2000) .

18 , (2000) , 1 (1000)
 , P13 가 (303)
 P4 P7 P11, P12
 (302) .

1 (1000) .

19 , .

19 , 2 , 8 1 ,
 (152) 18 (302)
 , (304) 8 1 .

20 , 2 (2000) .

20 , t1 가 , /CS, /RAS, /CA
 S, /WE, /DM0 DM1 A0 A12, BA0 BA2 가
 , 2 (2000) DQ0 DQ31
 가 .

가 , .

t2 가 .

t3 가
 QS 가 .

t4 가 t5 가 .

, Vref , , .

[2 1]

21 , .

2 1 8 , , .

가 . , .

,

21, t1 DQ0, DQ4, DQ8, DQ12, DQ16, DQ20, DQ24, DQ28
 ACT D1 QS가 .

t2, , , D2
 가 .

t3, t4 D3 가
 , .

D1, D2, D3, (8) 1 8
 가 . QS
 . 21 2 1 QS
 .

, . QS L ,
 . , QS , .

22, 21 D1, D2, D3 .

22, #1 .

, DQ0, DQ4, DQ8, DQ12, DQ16, DQ20, DQ24 CKE, /CS,
 /RAS, /CAS, /WE, DM0, DM1 . DQ28 .

2 #2, 가 , 2 BA0, BA1, BA2,
 A12 A8, 3 #3 A7 A0 ,
 가 , .

4 #4, DT0 DT7 8
 가 . , 가 8 8() × 32() = 256 가 .
 8 , , CKE
 , , 가 .

23, .

23, (641) (152) IDQ CMD ADR1, A
 DR2 (3020), (146, 148, 154, 156) (1146, 1148, 1154, 1
 156) 10 (64) .

(3020), ICMD, IADR1, IADR2
 , 가 TPG (1200) . (1146, 1148)
 (1400) 가 , (1154, 1156)
 (1200) .

10 (64) .

24, 23 (3020) .

24 , (3020) IDQ (608, 618, 628, 638) .
 (3020) , $\phi 1$, $\phi 2$, $\phi 3$, $\phi 4$ (608, 618, 628, 638) I
 DQ (610, 620, 630, 640) .

(3020) , CMD ICMD (608)
 ICMD (602) , ADR1 IADR1
 (618) IADR1 (612) , ADR2 IADR2
 (628) IADR2 (622) , ID
 Q (638) TPG (6
 32) .

(602) , CMD ICMD (604) ,
 (608) ICMD (606) .
 (612) , ADR1 IADR1 (614) ,
 (618) IADR1 (616) .
 (622) , ADR2 IADR2 (624) ,
 (628) IADR2 (626)
 . (632) , TPG (636) .
 (634) , IDQ

(3020) , IDQ QS1, QS2 MREG1, MREG2
 (642) . (642) , QS1 IDQ MREG1
 (644) , QS2 IDQ MREG2
 (646) .

, $\phi 1$ $\phi 4$ QS 21 t1, t2, t3
 가 $\phi 1$ 22 #1 $\phi 2$ 22 #2
 . $\phi 3$ 22 #3 . $\phi 4$ 22 #4 .

, (642) , QS1,
 QS2 DQ0 QS .

(642) , DQ4, DQ8, DQ12, DQ16, DQ20, DQ24, DQ28
 , DQ0 .

25 , DQ0 .

DQ0 , 23 25

, 25 , DQ0 (650) ,
 (650) 가 TESTEND
 (666) (666) QS1, QS2 (672)가

(650) , DQ0 NVC N MOS (658) , N MOS (654) , 가 N MOS (658) , N MOS (656) , NVD (662) , NVD (660) , NVD가 (663) , (663) /SVCC (664) .

(666) , /SVCC NAND (670) . NAND (670) , NAND (668) , NAND (668)

26 ,

26 , DQ0 가 Vcc QS가
DQ4, DQ8, DQ12, DQ16, DQ20, DQ24, DQ28
QS1, QS2 25 (672)
24 (642) .

t1, t2 DQ4, DQ8, DQ12, DQ16, DQ20, DQ24, DQ28
가 .

, t3, t4 DQ0 Vcc , QS가
가 .

27 , 22 #4

27 , , 16 DQ0 DQ15 DQ16 DQ31

DQ0 DQ15

DQ16 DQ31 가

DQ0 DQ15 , , DQ0, DQ4, DQ8 DQ12
가 . 4 16가
2 , 27 DQ12 DQ8
, 4 , 2 , DQ
4 DQ0 DQ15

가 "1011" , "10" 가
DQ0 DQ15 , 4 2 "11"
가 .

"1010 . . . " , "1111 . . . "
가 .

4 가 "1011" , DQ0 DQ15 ,
"0101... " .

28 ,
가 .

28 , SCL0
CLG0 , "0101"
.

가 , DQ0 DQ12 ,
가 4 ,
가 DQ0 .
CLG1 , 가
가 DQ0 가 , 4
.

가 , "0"
가 ,
"1" .

DQ4, DQ8 DQ12 .

DQ16, DQ20, DQ24 DQ28 .

가 ,
int. CLK ,
가 4 , 가
가 .

29 , DQ0 DQ15 .

가 DQ0 DQ15 ,
(DQ0) , 가 ,
가 (DQ0 DQ1 DQ3)
DQ0 .

29 , DQ0 (152)가 , (15
2) , (1100) , (152)
FETCHe (1156) , F
ETCHe , FETCHe FETCHo

(1154) , (1156 1154)
가 ,
(1158) .

, FETCHe ,
QS가 , 가 가 .

, , DQ0 (1100),
DQ4 (1102), DQ8 (1104)
DQ12 (1106) , (1200)가
, (1156 1154) .

, I/O G - I/O (,
: 1142 1144) , (1146 1148) , (11
46 1148) 가, (150) , DQ0 .

, , DQ0 DQ3 ,
4 , (1200)
(1300) , (1300)
(1302) , DQ0 DQ3 ,
, (1200) , (1304) ,
(1304) , (1306) ,
(1302 1306) (1148)
(1146) (1400)가 .

DQ1 , (1100)가 ,
(1300, 1304), (1302, 1306), (,
1400)가 DQ0 .

, DQ4 DQ7, DQ8 DQ11, DQ12 DQ15 ,
DQ0 DQ3 .

DQ12 , (1106) ,
, (1154) ,
4 , (1154)

, (1148) , , CAS
4 , (1146) , CAS
4 .

, (1158) , (1156 1154) ,
, (1146 1148)
(1500) , (1142 1144) ,
, (1324) , (

[illegible]

, (0) (7) DLO . 가 , (8) DLE (15) ,
DUE , DU0 .

DQ0, DQ4, DQ8 DQ12 4 , DLE DLO
 32×4 가 . , DQ16, DQ20, DQ24 DQ28
4 , DUE DUO 32×4

가 .

, t3 DLE 4×4 가 , DLO 4×4 가
. , 가 ,
t3 , DUE 4×4 가 , DUO 4×4 가 ,
가 .

, t1 , 8 ,
64 가 , 64 가 ,
.

32 , 29 (1300) .

32 , (1300) , DQ0 DQ3
, CAS
RD0 RD3 (1350 1356) (1350 1356) . DD
0 DD3 (1200)

(1302) (1350 1356) (1400) , (1302) ,
가

,
, 30 DQ0 DQ12
DD0 DD15가 .

4 DQ0 DQ3 가,
DQ0 .

, 31 33 32 , 8
, 가 .

33 , .

33 , t11 READ ()가
, 8 DQ0 DQ28 31
가 .

, t11 ,

, t11 READ 가 ,
64 가 .

, DLE ,
4 DLE0 , DQ0, DQ4, DQ8 DQ12 t11 DQ0 DQ3 4
가 DQ0 , t13 1 ,
가 DQ0 .

가 , t13 int. CLK , DLO , DQ
0 DQ12 DQ0 DQ3 4 가, t11 ,
1 가 DQ0 .

, t14 DLE , int. CLK 4 t1
1 가 DQ0 DQ12
DQ0 .

, DLE DQ0 DQ3 4 DLE0
int. CLK 4 DLO DLO DQ0 DQ3
가 DQ0 .

DQ4, DQ8, DQ12 .

, DQ16 , DQ16 DQ19
4 가, DQ16

DQ20, DQ24 DQ28 .

, (1300) 33 t11 8 DQ0 DQ28
t11 31 t1 가
.

, ext. CLK 가
int. CLK ,
int. CLK 가 .

, 32 , 8
가, 1 가 가 가
가 가 가 .

가 2
2 가 .

[3]

34 , 3 (2100)

3 BIST(Built In Self Test)

34 , (2100) BIST (649) 18
(2000) (2000)BIST (649) , ,
, 가

, BIST

, 가 ,
1 1 2

35 , 3 DQ0

35 , (672) (682) 25
(682) , DQ0 가 가 ,
BISTSTART , 25 (672) 25

36 , BIST

36 , DQ0 가 Vcc QS가
, DQ4, DQ8, DQ12, DQ16, DQ20, DQ24, DQ28
QS1, QS2 35 (682)
24 (642)

t1, t2 DQ4, DQ8, DQ12, DQ16, DQ20, DQ24, DQ28 가

t1, t2 BIST

, DQ0 가 4 BIST 가

, BIST

가 , BIST 가

, BIST

37 ,

37 , t1 BIST t1 , BIST
ACT가 , 가 D11

t2 가 .

D12 .

t3 , 가 ,

가 .

t4 33

. .

D11, D12 22 .

, BIST 가 .

, 가 , ,

가 ,

가 .

가 QS

, BIST , 가

, 가 .

[3 1]

38 , 3 1 .

, 3 BIST .

38 , SIG1 SIGn .

, SIG1, SIG2, ..., SIGn - 1, SIGn (684, 685, ..., 686, 687) , (687) (688) .

(684) NI1, NI2 , 가 .

(684) NO1, NO2 (685) NI1, NI2 . 가

(686) NO1, NO2 (687) NI1, NI2 . (685

686) 가 , m () SIGm NI1, NI2

m - 1 NO1, NO2가 .

n (687) NO1, NO2 (688) NOA, NOB

. .

(684) , SIG1 (690) , NI1 NO1

SIG1 N MOS (691) , NI2 NO2

SIG1 N MOS (692) , NI1 NO2

(690) N MOS (694) , NI2 NO1

(690) N MOS (693) .

(685 687) (684)

(688) , NOA NOB N MOS (696, 69
 7) , NOA NOB P MOS (698, 699) , N
 MOS (696, 697) LJS N
 MOS (695) , P MOS (698, 699)
 /LJS P MOS (700) .

N MOS (697), P MOS (699) NOA . N
 MOS (696), P MOS (698) NOB .

OUTA가 H , OUTB가 L , H 가
 H 가 , OUTB H SIG1 SIGn
 (684) NI1, NI2 H , L 가 , SIG1 H
 NO1, NO2 , SIG1 L ,
 NI1 NO2 NI2 NO1

(684 687) SIGn H NI1, NI2 NO1, N
 O2 , SIGn L , SIG1 SIGn H /

SIG1 SIGn

37 D11 4 1 가

39 ,

39 , t1 ACT D111 38
 37 D11 가 가 t2, t
 3 , 가 t4 , 가
 , 37 .

64 4DQ .
 QS가 L , 가 , 가 .

[4]

가 DLL ()

가 가 . DLL ,
 가

4 DLL

DLL 6

1 , ,

2 ,

3 ,

4 ,

5 , , ,

6 () ,

6 , A I 9

(2) A , UP/DOWN H/L
가 UP DQ0 , DOWN DQ1
L DLL

B , , DLL

C , ,
2

D , DLL

E , DLL H L

F , ,

G , UP DOWN

H ,

I , 가

A I 1 6

, 1() (A+I), (E+I) .

, (A+I) A I .

2() 가 A 가 E .

3() (F+B+E), (G+B+E) .

4 () (C+E), (C+A)

5 (,) , (G+E), (G+H) .

6 () (D+E+A) .

A I .

[A, H, I]

, DLL

DLL

. 40 , 4 .

40 , UP2, DOWN2
 (370) , (370)
 (314) , (370)
 (318) , (335) ,
 (335) (336 350)

. (370) , UP2 (314) (312) , DOWN2
 (318) (316) .

(335) , DLL N (336
 350) (320 334) .

1 . 1 .

41 , DQ .

41 , (700) (702) ,
 (150) CLK (704) .
 1 10 (64) (64) .

(702)가 , DQ (168, 170) (702)

42 , 4 DLL (360)

42 , DLL (360) (232) UP, DOWN (232) (237, 235) UP2, DOWN2 (364) , (234) N (335) (362) 1 DLL (30) 15 DLL (30)

43 , (232)

43 , (232) ECLK (232a) , (232a) N1 , Nf NAND (232f) , Nf, Nr, Ng가 N1 NAND (232g) , Ng Nr Nh NAND (232h) , N1 UP (232c)

(232) , CCLK (232b) , (232b) Nn Nk NAND (232k) , Nj, Nr Nk가 Nn NAND (232m) , Ni Nk가 Nj NAND (232i) , Ng, Nf, Nk Nj가 Nr Ni NAND (232n) , Nn DOWN (232e)

44 , 42 (236) (238)

44 , (236) , 가 Vcc NIX (725) P MOS (724) , NIX N MOS (726) I2 , NIX I , NIX N MOS (727) I4 , NIX (725, 726, 727, 728) N MOS (728) In . N MOS (236) , 가 Vcc 가 NIX P MOS (722) , P MOS (720) (722) 가 N MOS

I4 In I 2 m (m:).

(238) , ECLK Vp1 Vn (238a 238k) . 238k ECLK2가 .

(238k) , P MOS (712, 714) ,
 N MOS (716, 718) . P MOS (712)
 Vp1 . N MOS (718) Vn . P M
 OS (714) N MOS (716) .

(238a, 238b) (238k) .

45 , 42 (235) .

45 , (235) NL1 IN N
 MOS (734) , NL1 가 NL2 N MOS
 (736) , NL1 가 NL2 P MOS (7
 32) . IN (232) UP .

(235) , NL2 CLK N MOS
 (740) , NL2 가 NL1 N MOS (7
 42) , NL2 가 NL1 P MOS (738)
 .

NL2 OUT가 .

42 (237) .

가 , 가

46 , (370) .

46 , (370) UP2 (312) ,
 DOWN2 (316) . (312) , UP2 8 (372
 386) , (372 386) EXOR (398) .

(372 386) 가 .
 . , 46 8 가 8 UP2 EXOR (398)
 . (372 386) 가 .

(316) , DOWN2 (402 416) , (402 41
 6) EXOR (418) . (402 416)
 가 8 DOWN2 EXOR (418) . , 46 8

4 40, 41, 42, 46 A, H, I .

, DLL (, 100) .

46 , 8 가
 , 8 가 ,
 DLL 가 .

[B]

47 ,

47 , DLL (232a) FCEN 15
 DLL .

(232a) FCEN L , UP, DOWN L .

가 , (234) . , CLK가

(238) .

[C]

C .

DLL .

48 , DLL (420) .

48 , DLL (420) , 42 DLL (360) (364) ,
 (231) (424) , (233)
 (426) , 2 Del N
 MOS (430) , (232) 2 /Del P M
 OS (428) DLL (360) . 42 DLL (360)

DLL (420) .

, (426) 가 , CLK (424)
 , (424) 가 MOS (428, 430) 가 .

49 ,

49 , CLK1 MOS (428, 430) CLK2가 , MOS (428,
 430) /Del, Del MOS 가
 W0 . , MOS 가 0 .

/Del, Del W1, W2 가
 Td1, Td2 , (234)

, .

50 ,

50, /CLK (231a)가 (233a) .
 (231a) TEN H . , (233a)
 /TEN L .
 , (232) 2 CLK, /CLK
 . CLK /CLK ,
 가 .
 [G]
 G DLL 가
 51, G DLL (440) .
 51, DLL (440) 42 DLL (360) , (364)
 ECLK (442, 444) ,
 UP (442) (234) (446) ,
 (232) DOWN (444)
 (234) (448) . 42 DLL (360)
 .
 DLL (440) , 가 (234)
 , 가 DQ 가 CL
 . (234) 가 , DQ
 K 가 CLK . (234)
 가 .
 [F]
 52, F (234a) .
 52, (234a) UP , DOWN
 (752) , DQ ,
 (752) (754) , (754) (75
 6) .
 가 .
 [D]
 53, D (233b) .
 ,
 CLK가 ,

53 , (233b) , (762) ,
DQ1 DQn (766) , (766) (762)
(768) , (768) (770)
CLKIN CLKOUT
CLKIN CLK(in)가 CLKOUT
CCLK

(762) , (762. 1 762. n) . (766) (766. 1 766. n)

(762. 1) , NS1 가 NS2 N MOS
(776) H1 , NS1 가 NS2 P MO
S (772)
(762. 1) , NS2 가 NS1 N MOS
(778), H2 , NS2 가 NS1 P M
OS (774) NS2
(762. n) (762. 1) ,

(768) (770) , 42 (234), (238)

54 , (780)

54 (780) (152) (782) (784)
(782) QS (784) DLL , (233b)
10 (64)

(762)

(762) (762. 1 762. n) H1, H2
H1 (762. n) L , H2
(762. n) H

가

[E]

55 , E (450)

E DLL H L

, .

55 , (450) /TEST가 "L" () (143)
 "H" () P MOS (147) , /TEST
 (151) , (151) (142) "L"
 N MOS (149) , (142, 143)가 /TEST
 1 (64) .

10 (64) .

E , /TEST가 "L" , ,
 (148) "H" 가 , (146) "L" 가 .
 (148, 146) DLL DLLe, DLLo
 DQ0 "H" , "L" 가 .

, ,

DLL , DLL .

56 , E 2 (791) .

56 , (150) (792, 798) H (794),
 L (796)가 . (792, 798) DLCK, /DLCK
 가 . , DLCK DLL 가 ,
 /DLCK .

10 (64) .

, (168, 170) 가 .

, H /L ,

. ,

4 가 A I DLL
 가 .

, ,

. ,

, , BIST , 가 , 가 ,

, 가 .

(57)

1.

,
;
1 1 ;
1 1 - 1 2 1 2
1 1 , 1 2 2
-;
;
,
.

2.

,
1 1 , 1 2
1 ;
2 2 ;
1 1 ;
2 2 ;
1 1 1
, 2 2 2 1
2 1 1 2 1
2
.

3.

1 , 2
,
,
2 ,
2 1

4.

3 ,

2 (BIST : Built In Self Test)가 ,

,

, ,

.

5.

3 ,

,

DLL(Delay Locked Loop)

,

DLL

,

1

DLL 가

2

,

,

,

.

6.

3 ,

,

DLL(Delay Locked Loop)

,

DLL

,

1

DLL 가

2

,

,

,

.

7.

3 ,

,

DLL(Delay Locked Loop)

,

,

1 2

,

.

8.

3 ,

DLL(Delay Locked Loop)

DLL

9.

3

DLL(Delay Locked Loop)


DLL
2

1


1

DLL 가


2




2




3




4




5




6




7




8




6




10




11




12




13



14




15




30


16




17




18




19





21




22


	#1	#2	#3	#4
DQ0	CKE	BA0	A7	DT7
DQ4	/CS	BA1	A6	DT6
DQ8	/RAS	BA2	A5	DT5
DQ12	/CAS	A12	A4	DT4
DQ16	/WE	A11	A3	DT3
DQ20	DM0	A10	A2	DT2
DQ24	DM1	A9	A1	DT1
DQ28	—	A8	A0	DT0
	커맨드	어드레스	어드레스	데이터

↓
데이터 패턴


23




24




25




26







28




29




30




31




32




33




34




35




36




37




38




39




40




41







43




44




45




46




47




48




49




50




51




52



53



54



55

