




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5 : G05F 3/02, 3/16	A1	(11) International Publication Number: WO 94/10622 (43) International Publication Date: 11 May 1994 (11.05.94)
(21) International Application Number: PCT/US93/09951 (22) International Filing Date: 19 October 1993 (19.10.93) (30) Priority data: 973,365 5 November 1992 (05.11.92) US (71) Applicant: XILINX, INC. [US/US]; 2100 Logic Drive, San Jose, CA 95124 (US). (72) Inventors: PIERCE, Kerry, M. ; 46518 Chaparral Court, Fremont, CA 94539 (US). CARPENTER, Roger, D. ; 22461 Walnut Circle South, Cupertino, CA 95014 (US). (74) Agents: YOUNG, Edel, M. et al.; Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 (US).		(81) Designated States: CA, JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.</i> <i>With amended claims and statement.</i>

(54) Title: LOAD PROGRAMMABLE OUTPUT BUFFER



(57) Abstract

The present invention reduces bounce in the power (VCC) or ground (VSS) supply voltages of an integrated circuit chip by gradually turning output drivers (407b) both on and off, so there is not a sharp discontinuity in current flow to an external device (PAD). Greatest current flow occurs at the middle of a transition period. The gradual turn-off at the end of a transition is achieved by feeding back voltage of the output signal (408) to a device (501) which controls the output driver (407b). As output voltage approaches its final value, the output driver (407b) gradually turns off, preventing a sharp transient in the power (VCC) or ground (VSS) voltage of the integrated circuit chip.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TC	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

LOAD PROGRAMMABLE OUTPUT BUFFER

6 FIELD OF THE INVENTION

7 The invention relates to output buffers for integrated
8 circuit devices, more particularly to an output buffer which
9 can be programmed differently to drive different types of
10 load devices.

11

12 BACKGROUND OF THE INVENTION

13 Current process technology allows an output driver to
14 generate rapid changes in output voltage. Fast transitions
15 are desirable, but can lead to unwanted noise on internal
16 power and ground busses. Since power and ground busses are
17 coupled to internal logic signals, noise on the power and
18 ground busses may cause erroneous states to be generated in
19 the internal logic signals. Fast transitions can also cause
20 ringing on the output pin signal, which may cause erroneous
21 data to appear in a receiving device being driven by the
22 output pin signal.

23 The fundamental cause of noise on the power and ground
24 busses is due to the transition of the voltage level driving
25 the load. Fig. 1 shows an output driver circuit 101 in
26 combination with an output load device 106 driven through pad
27 105 and inductive elements 102 and 107 internal to the
28 integrated circuit and additional inductive elements 103 and
29 108 comprising bond pads and wires connected to positive and
30 negative power supplies, and printed circuit traces 104 and
31 109 external to the integrated circuit device. When the pad
32 signal is a logical 1, transistor 101a is on, and a current
33 i_{TR} flows from the positive power supply through trace 104,
34 bond wire 103, integrated circuit power line 102, transistor
35 101a, pad 105, to load 106. When transistor 101a suddenly
36 shuts off, the induction of elements 104, 103, and 102 causes
37 a voltage buildup, allowing VCC_{INT} , the internal power supply
38 voltage, to be greater than VCC_{EXT} , the external power supply
39 voltage. At this point, load 106 is at a positive voltage

1 level, for example 5 volts. When transistor 101b suddenly
2 turns on and current i_{TF} begins to flow, the inductance of
3 elements 107, 108, and 109 limits current flow and causes a
4 voltage buildup across elements 107, 108, and 109, allowing
5 VSS_{INT} to be greater than VSS_{EXT} . Opposite variations in VCC
6 and VSS occur due to opposite transitions of transistors 101a
7 and 101b. When multiple transistors equivalent to
8 transistors 101a and 101b switch simultaneously, the voltage
9 variations on the power and ground busses can be unacceptably
10 large, causing erroneous data to be generated internally.
11 Erroneous data can also be generated at the load device in
12 response to a fast transition.

13 Prior efforts to control power and ground bounce
14 (variation in VCC and VSS voltages) have included a staged
15 turn-on technique, a ramped pre-drive technique and a
16 feedback circuit. These are now discussed.

17 Fig. 2A shows a prior art circuit for reducing variation
18 in VCC and VSS levels by generating parallel drive signals
19 with different delays in response to an unbuffered output
20 signal. As shown in Fig. 2A, in the staged turn-on
21 technique, the output driver is formed as a number of smaller
22 drivers 203, 205, and 207 placed in parallel between VCC and
23 VSS. Delay devices 204 and 206 cause delays to the driving
24 signal on line 202 so that drivers 203, 205, and 207 switch
25 at slightly different times, causing a more gradual voltage
26 change at pad 208.

27 Fig. 2B shows a circuit which provides a ramped pre-
28 drive. Weak pre-driver inverter 212 has a relatively small
29 channel width and responds relatively slowly to a switching
30 input signal. Thus driver 214 switches more slowly and
31 therefore causes less bounce in VCC and VSS.

32 Fig. 2C shows an output driver with feedback to VCC and
33 VSS. Resistors 223 and 225 limit current flow to and from
34 pad 226. The feedback occurs because, for example, when the
35 gate-to-source voltage difference at transistor 224b is high,
36 transistor 224b is hard on. But a high current i from pad
37 226 through resistor 225 to VSS raises the voltage at the

1 source of transistor 224b, turning transistor 224b partly
2 off. As the voltage on pad 226 approaches the VSS voltage,
3 current through resistor 225 decreases, so the source voltage
4 of transistor 224b decreases, transistor 224b turns more on,
5 and current continues to flow. A similar effect happens with
6 resistor 223 and transistor 224a.

7 None of these prior art devices eliminates the ground
8 bounce which occurs at the end of a switching transition.

9

10 SUMMARY OF THE INVENTION

11 The present invention takes into account the type of
12 load being driven by the output driver in determining the
13 drive characteristics. Some output loads are predominately
14 capacitive, that is the load device behaves like a capacitor
15 plate attached to the output terminal so there is no DC
16 component (except for a transient just after switching
17 occurs). Other output loads are predominantly resistive-
18 capacitive, acting like a resistor and capacitor attached to
19 the output terminal. These devices have a steady state DC
20 component in addition to the transient just after switching
21 occurs.

22 In the case of a resistive-capacitive load, the output
23 is typically terminated by a resistor divider network. The
24 resistor divider network reduces variation in the VCC and VSS
25 voltages by initially limiting the amount of current, and at
26 the end of the transition by maintaining the current. For
27 this type of load, the output driver must be strong enough to
28 switch the load quickly and to sink enough current to pull
29 the resistor network voltage down to an acceptable level.
30 Any of the prior art circuits work satisfactorily for
31 resistive-capacitive loads.

32 In the case of a capacitive load, the current is
33 supplied only from stored charge. At the end of a switching
34 transition, with any of the prior art circuits discussed
35 above, the inductors tend to maintain the current flowing,
36 and the capacitor allows voltage to overshoot past the
37 nominal power or ground voltage. None of the prior art

1 circuits protect adequately against voltage variation from
2 such a load.

3 According to the present invention, the drive capability
4 of the output device is reduced as voltage approaches its
5 intended level, thus gradually reducing current flow through
6 the inductive elements. In one embodiment the output device
7 is a P-channel transistor connected in series with an N-
8 channel transistor where control of at least one transistor
9 is by means of a two-input logic gate (such as an AND gate
10 for an N-channel transistor or an OR gate for a P-channel
11 transistor). The gate receives as one of its inputs the
12 unbuffered output signal and as the other of its inputs the
13 buffered and inverted output signal. In the case where the
14 N-channel transistor is controlled by output of an AND gate,
15 feeding back the buffered output to the AND gate causes the
16 AND gate output to go low as the output device approaches its
17 low level. This turns off the N-channel transistor
18 gradually, so that current between the load and the VSS line
19 changes gradually, and the inductive effect has much less
20 influence on the VSS level.

21 In another embodiment, a multiplexer selects between
22 turning off the transistor gradually and turning off in
23 response to the unbuffered output signal directly. This
24 embodiment uses a conventional circuit to operate with a
25 resistive-capacitive load with resulting fast switching, and
26 uses the gradual turn-off to operate with a capacitive load,
27 with resulting reduced ground (or power) variation.

28

29 BRIEF DESCRIPTION OF THE DRAWINGS

30 Fig. 1 shows an output driver circuit and load, with
31 inherent inductive elements included.

32 Figs. 2A-2C show prior art circuits for controlling slew
33 rate.

34 Fig. 3A shows a circuit representing a resistive-
35 capacitive load.

36 Fig. 3B shows a circuit representing a capacitive load.

37 Figs. 4A-4G show circuits according to the present

1 invention for reducing variation in ground voltage when
2 switching.

3 Fig. 4H shows a circuit according to the present
4 invention for reducing variations in both power and ground
5 voltage when switching.

6 Fig. 4I shows another circuit for reducing bounce in
7 both the internal VCC and VSS supplies.

8 Figs. 5A shows a prior art circuit for reducing bounce
9 when a circuit begins switching which is preferably used in
10 combination with one of the circuits of Fig. 4A to 4I.

11 Fig. 5B shows the preferred layout of the circuit of
12 Fig. 5A.

13 Figs. 6A, 6B, and 6C shows curves for, respectively,
14 output (pad) voltage, pad current, and internal ground
15 voltage VSS_{INT} as functions of time.

16

17 DETAILED DESCRIPTION OF SOME EMBODIMENTS OF THE INVENTION

18 Figs. 3A and 3B show two types of loads typically driven
19 by an output circuit of an integrated circuit device. As
20 shown in Fig. 3A an output signal is buffered through a CMOS
21 inverter 214, through a pad 215, and to a load which
22 comprises capacitor C301 and a resistor divider network
23 comprising resistors R301 and R302. Fig. 3B, on the other
24 hand, uses a load which primarily comprises capacitor C302.
25 These two types of loads have different effects on the
26 voltage levels in the integrated circuit driving the loads
27 and require very different output buffers to drive these two
28 types of loads in order to minimize the variation in power
29 and ground voltages of the integrated circuit. In the case
30 of Fig. 3A, the resistor divider network formed from
31 resistors R301 and R302 reduces variation in power and ground
32 voltage by limiting the initial current and by maintaining
33 current at the end of the transition, the current path being
34 through one of resistors R301 and R302. Initial current is
35 limited by the series resistor according to the well-known
36 formula $I = V/R$. At the end of a transition, the DC current
37 through one of the resistors R301 or R302 prevents any sharp

1 discontinuity of current with resulting ground bounce. For
2 the type of load shown in Fig. 3A, output driver circuit 214
3 must be strong enough to switch the voltage at the load
4 quickly and to sink enough current to pull the resistor
5 network voltage down to an acceptable level. Any of the
6 prior art techniques will work for resistive-capacitive loads
7 such as shown in Fig. 3A.

8 In the case of a capacitive load, such as capacitor C302
9 shown in Fig. 3B, the load supplies current from stored
10 charge. At the end of a switching transition, inductors such
11 as shown in Fig. 1 tend to maintain current flow, and since
12 there is no current path through the load, voltage at
13 capacitor C302 swings past an equilibrium voltage, producing
14 the condition commonly described as "ground bounce." The
15 present invention applies particularly to loads such as shown
16 in Fig. 3B. To minimize ground bounce, the drive capability
17 of the output devices begins to be reduced as the switching
18 event completes.

19 Figs. 4A through 4H show several embodiments of the
20 present invention which can handle pure capacitive loads.
21 The simplest case is shown in Fig. 4A. As shown in Fig. 4A,
22 an unbuffered output signal on line 401 is applied to a
23 gating device 501. Gating device 501 also receives feedback
24 on line 408 from the buffered output signal applied to the
25 pad. Gating device 501 is of a type which gradually reduces
26 the voltage on the gate of transistor 407b in response to a
27 decreasing output voltage on line 408 which results when the
28 signal OUT goes high on line 401. This causes transistor
29 407b to turn off gradually as the pad voltage decreases.
30 This in turn prevents the load capacitance associated with
31 the pad in combination with inductances associated with the
32 ground line from producing a disturbance in the ground
33 voltage at VSS.

34 Fig. 4B shows another embodiment of the invention in
35 which resistor R1 is replaced with P-channel transistor 407A
36 in a conventional CMOS output driver. In another embodiment
37 (not shown), resistor R1 can be replaced with an N-channel

1 pull-up transistor controlled through an inverter. The
2 function of device 501 and transistor 407b is the same as
3 described in connection with Fig. 4A.

4 In Fig. 4C device 501 is controlled by memory cell M
5 such that in one state transistor 407b is turned off
6 gradually in response to a signal on line 408 and in another
7 state, transistor 407b is controlled only in response to a
8 signal on line 401. This memory cell may be an SRAM cell,
9 that is, a volatile cell which is typically loaded when the
10 chip is powered up. Alternatively, memory cell M may be one
11 or two antifuses which programmably connect the multiplexer
12 control line to either power or ground. Likewise, memory
13 cell M could be an EPROM cell (a nonvolatile cell) or it
14 could be two selectable vias, one of which is formed during
15 manufacture of the device to connect the multiplexer to the
16 appropriate voltage source.

17 Fig. 4D shows a further implementation in which a second
18 output driver 417 is controlled in a conventional manner by
19 an output signal on line 401. In this embodiment transistor
20 407b is a relatively large transistor which pulls down the
21 pad quickly in response to an increasing voltage on line 401.
22 Output driver 417 includes small transistors 417a and 417b.
23 When transistor 407b turns off due to the feedback through
24 control device 501, the voltage on line 408 is held low by
25 transistor 417b, which remains on in response to the high
26 voltage on line 401.

27 Fig. 4E shows an embodiment of the control device 501
28 which comprises multiplexer 503 in combination with AND gate
29 502. AND gate 502 receives input signals from line 408 and
30 line 401. If either of these signals is low, the output of
31 AND gate 502 is low. A logical one in memory cell M causes
32 multiplexer 503 to pass the input signal from AND gate 502 to
33 the gate of transistor 407b. In response to a falling signal
34 on line 408, a falling signal out of multiplexer 503 causes
35 transistor 407b to turn off gradually, preventing ground
36 bounce.

37 If memory cell M carries a logic 0, the signal on line

1 401 is passed directly to the gate of transistor 407b, and
2 therefore controls transistor 407b without regard to the
3 voltage on line 408. The embodiment of Fig. 4E is useful
4 when the circuit will be driving either of the load devices
5 shown in Figs. 3A and 3B. For driving the load device in
6 Fig. 3A, memory cell M is loaded with a logical 0 such that
7 transistor 407b is controlled directly by a signal on line
8 401. When the load device is a capacitive load such as shown
9 in Fig. 3B, memory cell M is loaded with a logical one and
10 causes multiplexer 503 to produce the gradually decreasing
11 voltage on the gate of transistor 407b in response to the
12 decreasing voltage on line 408.

13 Fig. 4F shows a particular implementation of AND gate
14 502, comprising transmission gate 504 and pull down
15 transistor 506. Pull down transistor 506 turns on when
16 transmission gate 504 is off, preventing a floating input on
17 line 507 in the case where line 401 is a logical 0. As the
18 signal on line 401 moves to logical 1, and as line 408 moves
19 toward the voltage VSS, the lowering voltage on line 507 is
20 passed by multiplexer 503 to the gate of transistor 407b,
21 turning this transistor gradually off such that the variation
22 in voltage level VSS is minimized. Note that if transistor
23 407b is fully off, and transistor 506 is off, that line 507
24 which controls multiplexer 503 and the gate to transistor
25 407b can be left floating. But if the gate to transistor
26 407b floats to a high enough voltage to turn transistor 407b
27 partly on, the corresponding decrease in voltage on line 408
28 again lowers the voltage on line 507. Thus no intermediate
29 voltages persist.

30 Fig. 4G shows an embodiment in which the implementation
31 of Fig. 4F is combined with a second output driving device
32 such as shown in Fig. 4D. Small transistors 417a and 417b
33 pull the output voltage to the rails and prevents the
34 drifting of output voltage which occurs with the single stage
35 of Fig. 4F.

36 Fig. 4H shows yet another embodiment in which both
37 ground voltage and power voltage are controlled by a gradual

1 turn off device such as discussed earlier in connection with
2 the ground voltage only. Elements 511-516 correspond to
3 elements 501-506 respectively.

4 Fig. 4I shows another circuit for reducing bounce in
5 both the internal VCC and VSS supplies. The primary output
6 driver 447 differs from a standard CMOS inverter by having
7 the P-channel transistor 447b connected to ground and the N-
8 channel transistor 447a connected to the positive voltage
9 supply. The circuit is a non-inverting buffer and does not
10 pull the output voltage to the rails. To pull the output to
11 the rails, a smaller secondary driver 427 comprising two
12 standard CMOS inverters is provided, Circuit 427 pulls the
13 pad voltage to one of VCC or VSS, but because transistors in
14 circuit 427 are smaller than in circuit 447, the current
15 through circuit 427 is low and the ground bounce of this
16 circuit is small. Since drive current through circuit 447 is
17 reduced before output voltage reaches its final value, the
18 ground bounce of the circuit of Fig. 4I is reduced.

19

20 Actually, to minimize ground (and power) bounce, it is
21 necessary that the current flow both begin slowly and end
22 slowly. The present invention relates to assuring that the
23 current flow ends slowly. Prior art circuits such as shown
24 in Fig. 5A cause the current to begin slowly so that no
25 appreciable ground bounce occurs on either the beginning or
26 the end of a transition. Such a circuit is preferably used in
27 combination with one of the circuits of Fig. 4A to 4I.

28 Fig. 5B shows the preferred layout of the circuit of
29 Fig. 5A. The output transistor such as 407b is implemented
30 as a set of parallel transistors 407b1 through 407b5, and the
31 gates of these transistors are formed as a single
32 polycrystalline silicon line 551, which is resistive, as
33 represented by resistors R61 through R65. There is
34 capacitance between the gate 551 and the N-diffusion in which
35 the transistor sources and drains are formed. This
36 capacitance is represented by capacitors C61 through C65.
37 This combination of resistance and capacitance produces a

1 delay between the turn-on of transistor 407b1 and the turn-on
2 of transistor 407b5. Thus ground bounce at the turn-on of
3 transistor 407b is minimized by laying out transistor 407b as
4 shown in Fig. 5B.

5 The combination of the present invention with the prior
6 art implementation of Fig. 5B is illustrated in Figs. 6A, 6B,
7 and 6C. These curves show, respectively, output (pad)
8 voltage, pad current, and internal ground voltage VSS_{INT} as
9 functions of time. The dotted line in Fig. 6C is included to
10 illustrate the resulting bounce which would occur if the
11 present invention were not used.

12

13 In light of the several embodiments illustrated above,
14 other embodiments will become obvious to those skilled in the
15 art and are intended to be included in the scope of the
16 present invention.

1 CLAIMS

- 2 1. A structure for reducing variation in power supply
3 voltage in an integrated circuit device comprising:
4 an output driver circuit comprising
5 at least one output drive transistor (407b) having
6 current carrying terminals connected between an
7 output terminal (408) and a first power supply
8 terminal (gnd) having a first power supply voltage;
9 means (R1 or 407a) for supplying a second power
10 supply voltage to said output terminal;
11 means (501 or 502) for controlling said output drive
12 transistor, said means for controlling being
13 responsive to an unbuffered output signal (401) and
14 to a voltage at said output terminal (408).
15
- 16 2. A structure for reducing variation in power supply
17 voltage as in Claim 1 in which said means (R1 or 407a) for
18 supplying a second power supply voltage to said output
19 terminal comprises a second output drive transistor (407a).
20
- 21 3. A structure for reducing variation in power supply
22 voltage as in Claim 2 further comprising means (see Fig. 4H)
23 for controlling said second output drive transistor (407a).
24
- 25 4. A structure for reducing variation in power supply
26 voltage as in Claim 1 further comprising means (503 and M)
27 for causing said means for controlling said output drive
28 transistor to respond only to said unbuffered output signal.
29
- 30 5. A structure for reducing variation in power supply
31 voltage as in Claim 4 in which said means for causing said
32 means for controlling said output drive transistor to respond
33 only to said unbuffered output signal comprises:
34 a multiplexer (503); and
35 a logic gate (502) which receives at one terminal an
36 output signal from said output terminal and at
37 another terminal said unbuffered output signal, and

1 provides a signal to said multiplexer; wherein
2 said multiplexer in a first state passes said output
3 signal from said logic gate to a control terminal of
4 said output drive transistor and in a second state
5 passes said unbuffered output signal to said control
6 terminal of said output drive transistor.

7
8 6. A structure for reducing variation in power supply
9 voltage as in Claim 5 in which said multiplexer is controlled
10 by a memory cell.

11
12 7. A structure for reducing variation in power supply
13 voltage as in Claim 6 in which said memory cell is an SRAM
14 cell.

15
16 8. A structure for reducing variation in power supply
17 voltage as in Claim 6 in which said memory cell is at least
18 one antifuse connected to a voltage source.

19
20 9. A structure for reducing variation in power supply
21 voltage as in Claim 6 in which said memory cell is a
22 nonvolatile EPROM cell.

23
24 10. A structure for reducing variation in power supply
25 voltage as in Claim 6 in which said memory cell is at least
26 one optional via which connects to a voltage source.

27
28 11. A structure for reducing variation in power supply
29 voltage as in Claim 5 in which said logic gate comprises an
30 AND gate, said AND gate comprising:

31 a CMOS transmission gate having its control terminal
32 connected to said unbuffered output signal and its
33 input terminal connected to said output terminal of
34 said output driver circuit, and having an output
35 terminal;

36 a pull-down transistor having a current carrying
37 terminal connected to said output terminal of said

1 CMOS transmission gate and another current carrying
2 terminal connected to ground, and a control terminal
3 connected through an inverter to said unbuffered
4 output signal.

5

6 12. A structure for reducing variation in power supply
7 voltage as in Claim 1 further comprising:

8 a second output driver circuit comprising:

9 at least one second output driver transistor (417b)

10 having current carrying terminals connected between
11 said output terminal (408) and said first power
12 supply terminal and a control terminal controlled
13 by said unbuffered output signal.

14

AMENDED CLAIMS

[received by the International Bureau on 4 February 1994 (04.02.94);
original claims 1-3 cancelled; original claims 4-12 amended;
(3 pages)]

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36

4. A structure for reducing variation in power supply voltage in an integrated circuit device comprising:
an output driver circuit comprising
at least one output drive transistor (407b) having current carrying terminals connected between an output terminal (408) and a first power supply terminal (gnd) having a first power supply voltage;
means (R1 or 407a) for supplying a second power supply voltage to said output terminal;
means (501 or 502) for controlling said output drive transistor, said means for controlling being responsive to an unbuffered output signal (401) and to a voltage at said output terminal (408);
and
means (503 and M) for causing said means for controlling said output drive transistor to respond only to said unbuffered output signal.

5. A structure for reducing variation in power supply voltage as in Claim 4 in which said means for causing said means for controlling said output drive transistor to respond only to said unbuffered output signal comprises:
a multiplexer (503); and
a logic gate (502) which receives at one terminal an output signal from said output terminal and at another terminal said unbuffered output signal, and provides a signal to said multiplexer; wherein said multiplexer in a first state passes said output signal from said logic gate to a control terminal of said output drive transistor and in a second state passes said unbuffered output signal to said control terminal of said output drive transistor.

1 6. A structure for reducing variation in power supply
2 voltage as in Claim 5 in which said multiplexer is
3 controlled by a memory cell.

4

5 7. A structure for reducing variation in power supply
6 voltage as in Claim 6 in which said memory cell is an SRAM
7 cell.

8

9 8. A structure for reducing variation in power supply
10 voltage as in Claim 6 in which said memory cell is at least
11 one antifuse connected to a voltage source.

12

13 9. A structure for reducing variation in power supply
14 voltage as in Claim 6 in which said memory cell is a
15 nonvolatile EPROM cell.

16

17 10. A structure for reducing variation in power supply
18 voltage as in Claim 6 in which said memory cell is at least
19 one optional via which connects to a voltage source.

20

21 11. A structure for reducing variation in power supply
22 voltage as in Claim 5 in which said logic gate comprises an
23 AND gate, said AND gate comprising:




24 a CMOS transmission gate having its control terminal
25 connected to said unbuffered output signal and its
26 input terminal connected to said output terminal
27 of said output driver circuit, and having an
28 output terminal;

29 a pull-down transistor having a current carrying
30 terminal connected to said output terminal of said
31 CMOS transmission gate and another current
32 carrying terminal connected to ground, and a
33 control terminal connected through an inverter to
34 said unbuffered output signal.

35

36 12. A structure for reducing variation in power supply

1 voltage in an integrated circuit device comprising:
2 a first output driver circuit comprising
3 at least one output drive transistor (407b) having
4 current carrying terminals connected between
5 an output terminal (408) and a first power
6 supply terminal (gnd) having a first power
7 supply voltage;
8 means (R1 or 407a) for supplying a second power
9 supply voltage to said output terminal;
10 means (501 or 502) for controlling said output drive
11 transistor, said means for controlling being
12 responsive to an unbuffered output signal (401)
13 and to a voltage at said output terminal (408);
14 a second output driver circuit comprising:
15 at least one second output driver transistor
16 (417b) having current carrying terminals
17 connected between said output terminal (408)
18 and said first power supply terminal and a
19 control terminal controlled by said
20 unbuffered output signal.






FIG. 2A
PRIOR ART




FIG. 2B
PRIOR ART




FIG. 2C
PRIOR ART




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 4F




FIG. 4G




FIG. 4H




FIG. 5A PRIOR ART




FIG. 5B PRIOR ART




FIG. 6A




FIG. 6B




FIG. 6C

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US93/09951

A. CLASSIFICATION OF SUBJECT MATTER IPC(5) : G05F 3/02, 3/16 US CL : 307/296.6; 323/265, 293 According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) U.S. : 307/296.6; 323/265, 293 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US, 4,701,635 (Kawazoe et al) 20 Oct. 1987, col. 2, lines 57 through col. 3 line 3.	1
X	US, 4,894,560 (Chung) 16 Jan. 1990, col. 1, lines 33-50.	2, 4
X	US, 4,906,871 (Iida) 06 Mar. 1990, col. 4, lines 37-44.	3
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be part of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"A"	document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means		
"P" document published prior to the international filing date but later than the priority date claimed		
Date of the actual completion of the international search 29 November 1993	Date of mailing of the international search report 06 DEC 1993	
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. NOT APPLICABLE	Authorized officer for JOHN HEYMAN <i>J. Miller</i> Telephone No. (703) 305-3487	