

(19) World Intellectual Property
Organization
International Bureau




(43) International Publication Date
29 January 2004 (29.01.2004)

PCT

(10) International Publication Number
WO 2004/010500 A1

- (51) International Patent Classification⁷: **H01L 23/538**, 25/065
- (21) International Application Number:
PCT/US2003/017086
- (22) International Filing Date: 29 May 2003 (29.05.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
10/198,032 17 July 2002 (17.07.2002) US
- (71) Applicant: **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).
- (72) Inventor: **LEVARDO, Melvin**; Lot 7 Block 2, Phase 1, Franceville Homes Bulihan, Silan, Cavite 4118 (PH).
- (74) Agent: **MALLIE, Michael, J.**; Blakely, Sokoloff, Taylor & Zafman, 12400 Wilshire Blvd, 7th Floor, Los Angeles, CA 90025 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**
— with international search report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: STACKED MICROELECTRONIC PACKAGES



(57) Abstract: A microelectronic assembly including a flexible substrate with a first and a second surface, and with a microelectronic die portion and an external interconnect portion. The substrate has conductive traces integrated therewith. A first microelectronic die has an active surface electrically connected to the substrate first surface in the substrate microelectronic die portion. A second microelectronic die is electrically connected by its active surface to the substrate second surface in the substrate microelectronic die portion. External interconnect pads are disposed on the substrate second surface in the substrate external interconnect portion, wherein at least one conductive trace is in electrical contact with at least one external interconnect pad with either the first microelectronic die, the second microelectronic die, or both. The substrate is folded and a portion of the first surface in the external interconnect portion is attached to a back surface of the first microelectronic die.

WO 2004/010500 A1

STACKED MICROELECTRONIC PACKAGES

BACKGROUND OF THE INVENTION

Field of the Invention: The present invention relates to stacked dice packages and
5 methods for fabricating the same. In particular, the present invention relates to the use
of a flexible substrate for the fabrication of stacked dice packages.

State of the Art: Higher performance, reduced cost, increased miniaturization of
integrated circuit components, and greater packaging densities of microelectronic
devices are ongoing goals of the computer industry. One method of increasing the
10 density of microelectronic device packages is to stack the individual microelectronic
dice within the packages.

Various approaches have been taken in the fabrication of stacked dice packages.
One approach is to simply attach a first microelectronic die (such as a microprocessor, a
chipset, a memory device, an ASIC, and the like) to a carrier substrate (such as an
15 interposer, a motherboard, a back surface of another microelectronic die, or the like).
The first microelectronic die may be attached to the carrier substrate by its active surface
(i.e., by flip chip attachment) or by its back surface with electrical contact made by wire
bonds, as will be understood to those skilled in the art. A second microelectronic die is
then stacked by its back surface on the first microelectronic die and secured by a layer of
20 adhesive (and may include appropriate spacing devices). The second microelectronic
die makes electrical contact with the carrier substrate through a plurality of bond wires
extending between bond pads on an active surface of the second microelectronic die and
land pads on the substrate. Although this approach appears simple, the fabrication
process is relatively complex and this approach requires lands pads on the carrier
25 substrate, which takes up valuable "real estate" thereon.

Another approach includes the use of a flexible substrate to route electrical traces from the second microelectronic die to a position between the first microelectronic die and the substrate to make electrical contact with the carrier substrate. FIG. 10 shows such an arrangement, wherein a first microelectronic die 202 and a second
5 microelectronic die 204 are attached to and in electrical contact with a first surface 208 of a flexible substrate 206 through attachment interconnects 212 and 214, respectively. An encapsulant material 216 is dispersed under and proximate each of the first microelectronic die 202 and the second microelectronic die 204.

The flexible substrate 206 includes conductive traces (not shown) disposed therein,
10 thereon, and/or therethrough which make contact with an array 222 of external interconnects 224 (such as solder balls) disposed on a second surface 226 of the flexible substrate 206 proximate the first microelectronic die 202. Thus, both the first microelectronic die 202 and the second microelectronic die 204 have external interconnects 224 within the array 222. The flexible substrate 206 is bent such that a
15 back surface 232 of the first microelectronic die 202 can be attached to a back surface 234 of the second microelectronic die 204 with a layer of adhesive 236. The external interconnects 224 are attached to a carrier substrate 238 using a C4 (controlled collapse chip connect) process.

Although such an approach results in an effective stacked package, it is not
20 conducive to having microelectronic dice that are mismatched in size or height, or mismatched between microelectronic die that are encapsulated and those that are not, as the first microelectronic die back surface 232 and second microelectronic die back surface 234 must provide adequate surfaces for attachment to one another. These deficiencies greatly reduce the utility of such stacked packages.

Furthermore, passivation damage may occur with such stacked packages.

Passivation damage is a defect of microelectronic die where the surface coating of the circuit was torn, scratched or pierced by any material exposing the microelectronic die traces or even damaging the integrated circuitry resulting in an electrical circuit "open",
5 as will be understood by those skilled in the art. It is commonly induced in microelectronic die attach processing with relative sensitive adhesive material, high bonding force requirement, and exposure to environment with lots of particles floating around. Bondline thickness control is also a problem on thin microelectronic die processing using paste adhesive. Microelectronic die level warpage is the effect of
10 thinning the microelectronic die (e.g., silicon) that makes mechanical stresses on the wafer becomes visible after being grinded. It also becomes significant enough to affects the straightness of the adhesive bondline thickness. Special flattening process is required to resolve the issue.

Therefore, it would be advantageous to develop a stacked package that is
15 conducive to the use of a variety of microelectronic die sizes and types and that reduces the potential for passivation damage.

BRIEF DESCRIPTION OF THE DRAWINGS

While the specification concludes with claims particularly pointing out and
20 distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:

FIG. 1 is a plan view of a first surface of a flexible substrate, according to the present invention;

FIG. 2 is a plan view of a second surface of a flexible substrate, according to the present invention;

FIG. 3 is a side cross-sectional view of a flexible substrate, according to the present invention;

5 FIGs. 4-7 are side cross-sectional views of a method of fabricating a microelectronic package, according to the present invention;

FIG. 8 is a side cross-sectional view of another embodiment of a microelectronic package, according to the present invention;

FIG. 9 is a schematic of a computer system, according to the present invention; and

10 FIG. 10 is a side cross-sectional view of a stacked dice assembly, as known in the art.

DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENT

In the following detailed description, reference is made to the accompanying
15 drawings that show, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. It is to be understood that the various embodiments of the invention, although different, are not necessarily mutually exclusive. For example, a particular feature, structure, or characteristic described
20 herein, in connection with one embodiment, may be implemented within other embodiments without departing from the spirit and scope of the invention. In addition, it is to be understood that the location or arrangement of individual elements within each disclosed embodiment may be modified without departing from the spirit and scope of the invention. The following detailed description is, therefore, not to be

taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, appropriately interpreted, along with the full range of equivalents to which the claims are entitled. In the drawings, like numerals refer to the same or similar functionality throughout the several views.

5 FIG. 1 illustrates a first surface 104 of a flexible substrate 102 having at least one first surface attachment pad 106 thereon, wherein at least one flexible substrate first surface attachment pad 106 is disposed in a microelectronic die portion 108 of the flexible substrate 102. The flexible substrate 102 is preferably a polymeric material, such as polyimide tape or other such flex tape, as known in the art.

10 FIG. 2 illustrates a second surface 112 of the flexible substrate 102 (opposing said flexible substrate first surface 104) having at least one flexible substrate second surface attachment pad 114 located in the microelectronic die portion 108 of the flexible substrate 102. At least one conductive trace 116 extends from at least one flexible substrate second surface attachment pad 114 to at least one external interconnect pad
15 118, which is disposed in an external interconnect portion 122 of the flexible substrate 102. The conductive traces 116, the flexible substrate first surface attachment pads 106 (shown in FIG. 1), and the flexible substrate second surface attachment pads 114 are preferably metals, such as copper (preferred), aluminum, silver, gold, alloys thereof, and the like, but may also be formed from conductive polymers, such as copper-filled
20 epoxies and the like.

As shown in FIG. 3, the flexible substrate 102 may be a plurality of layers (illustrated as elements 124, 124' and 124''), wherein the conductive traces 116 may be integrated (i.e., disposed on, in, or through) with the flexible substrate layers 124, 124', and/or 124''. The conductive traces 116 also extend through the flexible substrate 102 to

achieve contact between at least one of the first surface attachment pads 106 and at least one external interconnect pad 118.

FIG. 4 illustrates a first microelectronic die 126 (such as an active device including microprocessor, a chipset, a memory device, an ASIC, and the like, or passive devices, including resistors, capacitors, and the like) attached by an active surface 128 thereof to the flexible substrate first surface 104 by a first layer of adhesive 132, including, but not limited to, epoxies, urethane, polyurethane, and silicone elastomers. The first microelectronic die active surface 128 is also electrically connected to the flexible substrate 102 through at least one interconnect 136 extending between at least one bond pad 138 on the first microelectronic die active surface 128 and at least one flexible substrate first surface attachment pad 106 (shown in FIG. 1). It is, of course, understood that the first microelectronic die 126 may be electrically attached to the flexible substrate 102 by any known chip attachment technology, including but not limited to flip chip interconnects (solder or conductive polymer), surface mount technologies, TAB bonding, and the like, as will be understood to those skilled in the art. An encapsulant material 140 may be dispersed under and/or proximate the first microelectronic die 126. The encapsulant material 140 provides protection to the first microelectronic die 126 and mechanical stability to the final microelectronic package. The encapsulant material may include, but is not limited to plastics, resins, epoxies, and the like.

As shown in FIG. 5, a second microelectronic die 142 (such as an active device including microprocessor, a chipset, a memory device, an ASIC, and the like, or passive devices including resistors, capacitors, and the like) is electrically attached by an active surface 144 thereof to the flexible substrate second surface 112, such as by a solder connection 148 (i.e., a surface mount technology process) between bond pads 146 on the second microelectronic die active surface 144 and flexible substrate second surface

attachment pads 114 (shown in FIG. 2). The second microelectronic die 142 does not need to have an encapsulant material dispersed under and/or proximate thereto, as sufficient mechanical stability is supplied by the first microelectronic die encapsulant material 140. Furthermore, the second microelectronic die 142 may be a discrete device
5 that does not require encapsulation and can be attached to the flexible substrate second surface 112 with conductive paste or solder attach. Thus, the present invention can achieve a thinner package.

As shown in FIG. 6, the flexible substrate 102 is folded over and a portion of the external interconnect portion 122 (shown in FIGs. 1 and 2) of the flexible substrate first
10 surface 104 is attached by an adhesive 152 to a back surface 154 of the first microelectronic die 126 (i.e., opposing the first microelectronic die active surface 128). A plurality of external interconnects 156, such as solder balls, may be disposed on the external interconnect pads 118, which is illustrated in FIG. 7, to form a microelectronic assembly 160.

15 As shown in FIG. 8, a variety of microelectronic dice (illustrated as elements 162 and 164) of varying heights and sizes may be electrically attached to the flexible substrate second surface 112 to form a microelectronic assembly 170. In one embodiment, the first microelectronic die 126 is a flash memory device and element 162 is a microchip resistor, and element 164 is a capacitor or an inductor.

20 The microelectronic packages formed by the present invention, such as microelectronic assembly 160 of FIG. 7, may be used in a computer system 180, as shown in FIG. 9. The computer system 180 may comprise a motherboard 182 with the microelectronic assembly 160 attached thereto, within a chassis 184. The motherboard 182 may be attached to various peripheral devices including a keyboard 186, a mouse
25 188, and a monitor 190.

* * * * *

Having thus described in detail embodiments of the present invention, it is
5 understood that the invention defined by the appended claims is not to be limited by
particular details set forth in the above description, as many apparent variations thereof
are possible without departing from the spirit or scope thereof.

CLAIMS

What is claimed is:

1. A microelectronic assembly, comprising:

a flexible substrate having a first surface and an opposing second surface and

5 having a microelectronic die portion and an external interconnect portion, said flexible substrate having at least one conductive trace integrated therewith;

at least one first microelectronic die having an active surface and an opposing back surface, wherein said active surface is electrically connected to said flexible substrate first surface in said flexible substrate microelectronic die portion;

10 at least one second microelectronic die electrically connected by an active surface to said flexible substrate second surface in said flexible substrate microelectronic die portion;

at least one external interconnect pad disposed on said flexible substrate second surface in said flexible substrate external interconnect portion, wherein said at least one
15 conductive trace is in electrical contact with at least one external interconnect pad and at least one of said first microelectronic die and said second microelectronic die; and

wherein at least a portion of said flexible substrate first surface in said external interconnect portion is attached to said first microelectronic die back surface.

2. The microelectronic assembly of claim 1, further including at least one
20 external interconnect electrically attached to said at least one external interconnect pad.

3. The microelectronic assembly of claim 1, further including an encapsulant material dispersed proximate the first microelectronic die.

4. The microelectronic assembly of claim 1, wherein at least a portion of said at least one conductive trace is disposed on said flexible substrate.

5. The microelectronic assembly of claim 1, wherein said flexible substrate comprises a plurality of flexible substrate layers.

5 6. The microelectronic assembly of claim 5, wherein at least a portion of said at least one conductive trace is disposed between adjacent layers of said plurality of flexible substrate layer.

7. The microelectronic assembly of claim 1, wherein said at least one conductive trace is formed from a material selected from the group consisting of copper,
10 aluminum, silver, gold, and alloys thereof.

8. A method of fabricating a microelectronic package, comprising:
providing a flexible substrate having a first surface and an opposing second surface and having a microelectronic die portion and an external interconnect portion, said flexible substrate having at least one conductive trace integrated therewith, said flexible substrate
15 further including a plurality of external interconnect pads disposed on said flexible substrate second surface in said flexible substrate external interconnect portion;
electrically connecting an active surface of at least one first microelectronic die to said flexible substrate first surface in said flexible substrate microelectronic die portion;

electrically connecting an active surface of at least one second microelectronic die to said flexible substrate second surface in said flexible substrate microelectronic die portion;

5 providing an electrical contact between at least one of said plurality of external interconnect pads and at least one of said first microelectronic die and said second microelectronic die through a least one of said conductive traces; and

attaching at least a portion of said flexible substrate first surface in said external interconnect portion to said first microelectronic die back surface.

9. The method of claim 8, further including attaching at least one external
10 interconnect electrically to said at least one external interconnect pad.

10. The method of claim 8, further including dispersing an encapsulant material proximate said first microelectronic die.

11. The method of claim 8, wherein providing said flexible substrate having at least one conductive trace integrated therewith comprises providing said flexible substrate
15 having at least a portion of at least one conductive trace disposed on said flexible substrate.

12. The method of claim 8, wherein providing said flexible substrate comprises providing a plurality of flexible substrate layers.

13. The method of claim 12, wherein providing said flexible substrate having at
20 least one conductive trace integrated therewith comprises providing said flexible substrate

having at least a portion of said at least one conductive trace disposed between adjacent layers of said plurality of flexible substrate layer.

14. The method of claim 8, wherein providing said flexible substrate having at least one conductive trace integrated therewith comprises providing said flexible substrate having at least one conductive trace formed from a material selected from the group consisting of copper, aluminum, silver, gold, and alloys thereof.

15. A computer system, comprising:

- a motherboard;
- a microelectronic package electrically attached to said motherboard, comprising:
 - a flexible substrate having a first surface and an opposing second surface and having a microelectronic die portion and an external interconnect portion, said flexible substrate having at least one conductive trace integrated therewith;
 - at least one first microelectronic die having an active surface and an opposing back surface, wherein said active surface is electrically connected to said flexible substrate first surface in said flexible substrate microelectronic die portion;
 - at least one second microelectronic die electrically connected by an active surface to said flexible substrate second surface in said flexible substrate microelectronic die portion;
 - a plurality of external interconnect pads disposed on said flexible substrate second surface in said flexible substrate external interconnect portion, wherein said at least one of said conductive trace is in electrical contact with at least one of said plurality of external interconnect pads and at least one of said first microelectronic die and said second microelectronic die; and

wherein at least a portion of said flexible substrate first surface in said external interconnect portion is attached to said first microelectronic die back surface.

16. The computer system of claim 15, further including at least one external
5 interconnect electrically attached to said at least one external interconnect pad.

17. The computer system of claim 15, further including an encapsulant material dispersed proximate the first microelectronic die.

18. The computer system of claim 15, wherein at least a portion of said at least one conductive trace is disposed on said flexible substrate.

10 19. The computer system of claim 15, wherein said flexible substrate comprises a plurality of flexible substrate layer.

20. The computer system of claim 19, wherein at least a portion of said at least one conductive trace is disposed between adjacent layers of said plurality of flexible substrate layer.

15 21. The computer system of claim 15, wherein said at least one conductive trace is formed from a material selected from the group consisting of copper, aluminum, silver, gold, and alloys thereof.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9





FIG. 10
Prior Art



INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 03/17086

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L23/538 H01L25/065

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2002/044423 A1 (PRIMAVERA ANTHONY A ET AL) 18 April 2002 (2002-04-18) the whole document	1-21
X	US 2002/030975 A1 (MOON OW CHEE) 14 March 2002 (2002-03-14) figure 3	1, 8, 15
A	US 2001/040793 A1 (INABA TETSUYA) 15 November 2001 (2001-11-15) figures 5-8	3, 10, 17
A	US 6 489 687 B1 (HASHIMOTO NOBUAKI) 3 December 2002 (2002-12-03) figures 7, 14 & WO 01 26155 A (...) 12 April 2001 (2001-04-12)	1-21
	-/--	

Further documents are listed in the continuation of box C. Patent family members are listed in annex.

° Special categories of cited documents :

A document defining the general state of the art which is not considered to be of particular relevance	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
E earlier document but published on or after the international filing date	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
O document referring to an oral disclosure, use, exhibition or other means	*&* document member of the same patent family
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search 4 September 2003	Date of mailing of the international search report 11/09/2003
-----------------------------------------------------------------------------------	----------------------------------------------------------------------

Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Prohaska, G
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 03/17086

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 225 688 B1 (HABA BELGACEM ET AL) 1 May 2001 (2001-05-01) -----	

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 03/17086

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2002044423 A1	18-04-2002	JP 2000353767 A	19-12-2000
US 2002030975 A1	14-03-2002	US 6552910 B1	22-04-2003
US 2001040793 A1	15-11-2001	JP 2001217388 A	10-08-2001
US 6489687 B1	03-12-2002	CN 1339176 T	06-03-2002
		WO 0126155 A1	12-04-2001
		TW 473950 B	21-01-2002
US 6225688 B1	01-05-2001	US 6121676 A	19-09-2000
		US 2001006252 A1	05-07-2001