

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
9 December 2004 (09.12.2004)

PCT

(10) International Publication Number
WO 2004/106951 A1

(51) International Patent Classification⁷: **G01R 19/165**

(21) International Application Number:
PCT/IB2004/001726

(22) International Filing Date: 14 May 2004 (14.05.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0312237.1 29 May 2003 (29.05.2003) GB

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **KELLY, Brendan, P.**
[GB/GB]; c/o Philips Intellectual Property & Standards,
Cross Oak Lane, Redhill Surrey RH1 5HA (GB).


(74) Agent: **WILLIAMSON, Paul, L.**; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill Surrey RH1 5HA (GB).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,

[Continued on next page]

(54) Title: UNDERCURRENT SENSE ARRANGEMENT AND METHOD



(57) Abstract: An on-state low current detector uses a transistor with main (32) and sense (34) cells. Feedback circuit (36) acts to keep the voltage across main cells (32) at a substantially constant target value when the load current falls below a level that generates the target voltage value in the main cells. The target voltage value is sufficiently high to ensure that the voltages of low current detection comparator (18) are readily measurable.



FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ,*

BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

Published:

- *with international search report*
— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

DESCRIPTION

UNDERCURRENT SENSE ARRANGEMENT AND METHOD

5 The invention relates to a circuit arrangement for detecting undercurrent, particularly in a semiconductor switch.

 It is common to implement an on-state low current detector in integrated protected high side switches. The on-state low current detector generally
10 measures the voltage drop across the output stage and compares it with an internal reference. If the voltage drop is too small, indicating an insufficient load current, the detector outputs a signal to indicate this.

 For automotive applications, most commercial high-side switches use n-channel output stages packaged together with CMOS control circuitry that may
15 be on a separate substrate or integrated in a self-isolated manner on a common substrate.

 Typical comparators to implement on-state low current detectors in such circuits use an NMOS first stage as such circuits have generally lower offset voltages than conventional CMOS comparators. The comparator may
20 compare the voltage with an internal reference having a predetermined temperature coefficient designed to match the temperature coefficient of the voltage drop across the output stage for small constant load currents.

 A schematic of such a circuit is shown in Figure 1.

 A FET 2 with drain 4, source 6 and gate 8 is connected to an input
25 terminal 10. The on-resistance of FET 2 will be designated $R_{DS(on)}$. Output terminal 12 is connected through a load 14 to ground 15. The drain 4 is connected to a battery (positive) voltage input terminal 16.

 A comparator 18 has its positive input 22 connected to output terminal 12 and its negative input 20 connected to comparison node 24. The output of
30 the comparator is on low current output terminal 21. The comparison node 24 is connected to voltage reference 26, the other terminal of the voltage

reference being connected to battery terminal 16. The comparison node 24 is also connected through reference current sink 28 to ground 15.

In use, when the current I through the load drops below a predetermined value, the magnitude of the voltage V across the FET 2, given by $V=I.R_{\text{DS(on)}}$, falls below the reference voltage. This will cause the comparator to output a positive value, indicating that the current is below the predetermined value.

There is a significant problem with this circuit, especially where a FET with a low on-resistance $R_{\text{DS(on)}}$ is used. The problem is that at low load currents the voltage drop across the output stage can be very small. This is a particular issue for automotive applications, which are migrating to "cool running" strategies using parts with very low $R_{\text{DS(on)}}$ values to minimise the heat sinking requirements, though the same problem may occur in other applications.

For example, there may be a requirement to indicate low current when the output current falls too low, with a current of (for example) 100mA being the minimum current to ensure that the low current indication is not triggered. With typical resistances of less than 100 mOhms, the reference voltage V_{REF} in the comparator would need to be set below 5mV for reliable detection.

Unfortunately, the comparators in conventional power switches are simply not accurate enough to detect this voltage, having an offset voltage of perhaps 20mV.

There are a number of ways that this problem may be addressed.

One option is simply to drop the on-state low current detector feature. The feature may either be dropped altogether, or replaced with an off-state open circuit detector.

This option is not generally satisfactory, because loads such as lamps and heaters tend to fail to open circuit when they are powered. In this case, an on-state low current detector can report a fault as soon as it occurs. Thus, the provision of an on state low current detector provides a significant safety benefit. Also, an off-state open circuit detector requires a small current to flow through the load even when it is nominally in the off-state.

A second option is to use a more accurate comparator. One way of achieving this is by using analogue or digital trimming at the wafer test stage. However, this creates extra work at test time and as will be appreciated trimming cannot compensate for supply voltage variation, temperature or
5 lifetime effects.

Another approach to improving comparator accuracy might be to use a commutating technique, but this has the significant disadvantage that the overall design becomes large and complex.

10 The inventor has realised that although it is necessary for cool running with heavy loads that the voltage drop is small, say less than 100mV, it is much less critical that the voltage drop is smaller for lighter loads. Accordingly, the inventors propose using a feedback loop to adjust the gate voltage to prevent the voltage drop falling below a fixed value even with small currents,
15 by increasing $R_{\text{DS(on)}}$ accordingly. Since the output voltage is held it is not possible to simply measure the output voltage to detect low current. Instead, the inventors propose to compare the voltages across main and sense cells.

The inventor therefore proposes a semiconductor device according to an aspect of the invention having:

- 20 an output transistor having main cells and sense cells;
- a control input connected in common to the main and sense cells and main and sense cell controlled outputs;
- an output terminal connected to one of the main cell controlled outputs for connection to a load;
- 25 a feedback circuit for measuring the voltage across the main cell controlled outputs of the output transistor and controlling the voltage on the control input to increase the voltage across the main cell controlled outputs if the magnitude of the voltage across the controlled outputs falls below a predetermined value;
- 30 a reference current supply feeding a reference current through the sense cell controlled outputs;

and a comparator arranged to compare the voltages across the main cell outputs and the sense cell outputs and to output a low-current signal when the magnitude of the voltage across the main cell outputs falls below that across the sense cell outputs.

5 The advantage of this circuit is that the voltages across the main and the sense cells can be many times larger at low load currents than they would be without the feedback circuit. The comparison task may therefore readily and accurately be performed with a simple comparator.

10 The inventors have thus side-stepped the issue of comparator accuracy.

It is possible using the invention to provide very low current thresholds where required. For example, a 10 mΩ $R_{DS(on)}$ device according to the invention for a nominal 10A load could easily have a low current detection threshold of a few mA, more than a thousand times lower than the nominal
15 current of 10A, and offer a similar performance to traditional off-state detectors.

20 The invention is particularly applicable to FETs: in this case the main and sense cells are FET main and sense cells and the gates of the FETs are connected in common to the control input. The sources and drains of the FETs form the output terminals.

25 The feedback circuit may include a voltage reference and a comparator connected across the main cell outputs for comparing the voltage across the main cell outputs with the voltage reference, the output of the comparator being connected through a diode to the control input, the diode being orientated to pass current and hence to increase the on-resistance of the main cells when the voltage across the main cell outputs falls below the predetermined value.

30 In another aspect, the invention relates to a semiconductor circuit including a semiconductor device as set out above and a load connected to the output terminal of the main cells.

In a further aspect, the invention relates to a method of operating a semiconductor device, the device including an output transistor having main

cells and sense cells, and a control input connected to the main and sense cells and main and sense cell controlled outputs, the method including:

- driving the main and the sense cells in common;
- driving a load from one of the main cell controlled outputs;
- 5 feeding a reference current through the sense cell controlled outputs;
- measuring the voltage across the main cell controlled outputs and controlling the voltage on the control input to increase the voltage across the main cell controlled outputs if the magnitude of the voltage across the controlled outputs falls below a predetermined value; and
- 10 comparing the voltages across the main cell outputs and the sense cell outputs and outputting a low-current signal when the magnitude of the voltage across the main cell outputs falls below that across the sense cell outputs.

For a better understanding of the invention, an embodiment will now be described with reference to the accompanying drawings, in which:

Figure 1 shows an on-state low current detector according to related art; and

Figure 2 shows an on-state low current detector according to the invention.

20 Like or similar components are given like reference numerals in the two figures.

As shown in Figure 2, a semiconductor device includes an NMOS FET 2 having n_M main cells 32 making up a main part and n_S sense cells 34 making up a sense part. The drains 4, 44 of the main 32 and sense 34 cells are connected in common to battery terminal 16, and the gates 8, 48 of the main 32 and sense 34 cells are connected in common to control input 10. Most of the area of the FET will be made up of main cells and a much smaller number of sense cells are provided. Manufacturing techniques for making such FETs 2 are known in the art.

The on-resistance of each of the main cells 32 will be substantially the same as that of the sense cells 34. Since there are many more main cells,

connected in parallel, than sense cells connected in parallel, the on-resistance of the main part will be much lower than that of the sense part. Since the main and sense cells are substantially identical the on resistances of the main and sense parts will be linked by the proportionate relationship if they are driven in
 5 common:

$$R_{\text{DSON, SENSE}} = R_{\text{DSON, MAIN}} \cdot (n_{\text{M}}/n_{\text{S}}).$$

where $R_{\text{DSON, SENSE}}$ is the on resistance of the sense part 34, and
 10 $R_{\text{DSON, MAIN}}$ is the on resistance of the main part 32.

The source 6 of the main cells is connected to an output terminal 12.

The source 46 of the sense cells is connected to a comparison node 24, and that node is in turn connected through reference current sink 28 to ground terminal 15.

15 A comparator 18 is connected with its positive input connected to the output terminal, its negative input connected to the comparison node and its output connected to a low current output terminal 21 for providing a low current indication.

A feedback circuit 36 is provided, having a feedback operational
 20 amplifier (op-amp) 38 having its output connected through diode 42 to control input 10. The feedback operational amplifier 38 has a relatively low gain. The negative differential input of the op-amp 38 is connected to the output terminal 12, and the positive differential input to a voltage reference 40 generating a voltage difference of V_{ARB} from the battery voltage on the battery terminal 16.

25 In use, a load 14 is connected between the output terminal 12 and ground 15. A battery of voltage V_{BATTERY} is connected to battery terminal 16.

In normal operation with the FET 2 switched on, current I_{L} flows through the load 14 and a predetermined reference current I_{REF} through reference current sink 28. These generate voltages across the main cells 32 and the
 30 sense cells respectively. The reference current I_{REF} is chosen so that the voltage dropped across the sense cells is smaller than that dropped across the

main cells 34. The comparator outputs a voltage low signal to indicate current is flowing.

If the current in the load reduces, the voltage across the main cells 32 given by $V_{BL} = R_{DS(on),MAIN} \cdot I_L$ reduces until its magnitude is less than the voltage given by voltage reference 40. Thus, the voltage at output terminal 12 rises. The feedback circuit 36 now comes into play. As the voltage on output terminal 12 rises it causes the op-amp 38 to output a negative signal that tends to reduce the voltage on control input 10. This causes the gate 8 of NMOS main cells 32 to become more negative, tending to switch the MOSFET off and hence increasing $R_{DS(on),MAIN}$.

Note that it is important that diode 42 is oriented correctly to ensure that the feedback circuit only comes into play at lower current levels. At higher current levels, the positive output of op-amp 38 does not pass through diode 42 and feedback circuit 36 does not affect the gate drive and so the feedback circuit does not adversely affect circuit performance. In the high side NMOS device of Figure 2 the diode is orientated with its cathode (negative-side) towards the op-amp 38.

The feedback circuit thus acts to keep the voltage across the main cell 32 constant at a target value substantially equal to V_{ARB} , as long as a low current flows through load 14.

The same gate voltage as applied to the main cells 32 is applied to the sense cells 34 and so the $R_{DS(on),SENSE}$ value of the sense part rises proportionately to the $R_{DS(on),MAIN}$ of the main part.

Only when the current in the load falls below a predetermined threshold value, given by I_{REF} and the ratio of numbers of main and sense cells, will the voltage dropped across sense cells 34 be greater than that dropped across main cells 32 (approximately V_{ARB}). In this state the voltage on comparator terminal 24 falls below the voltage on output terminal 12 (approximately constant with value $V_{BATTERY} - V_{ARB}$). The predetermined threshold value is given by:

$$I_{THRESHOLD} = I_{REF} (R_{DS(on),SENSE} / R_{DS(on),MAIN}) = I_{REF} (n_M/n_S)$$

Using this relationship, the reference current I_{REF} can be chosen to give a desired low current threshold $I_{THRESHOLD}$.

When the load current falls below the threshold value, the comparator gives a logic high output indicating a low current condition.

5 The advantage of the circuit is that in the low current condition the voltage across the main cells and the sense cells is kept high by feedback circuit 36. Therefore, the voltages that output comparator 18 need to compare can be much higher than those of the related art of Figure 1.

10 This in turn means that the current detector can have a low current detect threshold that can be set far lower, in relation to the nominal current, than any previous low current detector known to the inventor.

15 The arrangement of the invention is particularly useful in monolithic FETs using self-isolated CMOS technologies, but may of course be applied more widely. It is not limited to high-side devices of the type shown, and may also be applied to multichip devices with the power device and control arrangements implemented on separate substrates.

20 From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the art, and which may be used instead of or in addition to features already described herein.

25 Although Claims have been formulated in this Application to particular combinations of features, it should be understood that the scope of the disclosure of the present invention also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it relates to the same invention as presently claimed in any Claim and whether or not it mitigates any or all of the same technical problems as does the present invention.

30 The Applicants hereby give notice that new Claims may be formulated to such features and/or combinations of such features during the prosecution of the present Application or of any further Application derived therefrom.

CLAIMS

1. A power semiconductor device, comprising:
 - an output transistor (2) having main cells (32) and sense cells (34);
 - 5 a control input (10) connected to the main and sense cells (32,34) and main and sense cell controlled outputs (4,6,44,46);
 - an output terminal (12) connected to one of the main cell controlled outputs for connection to a load (14);
 - a feedback circuit (36) for measuring the voltage across the main cell
 - 10 controlled outputs of the output transistor and controlling the voltage on the control input (10) to increase the voltage across the main cell controlled outputs if the magnitude of the voltage across the controlled outputs (4,6) falls below a predetermined value;
 - a reference current supply (28) feeding a reference current through the
 - 15 sense cell controlled outputs;
 - and a comparator (18) arranged to compare the voltages across the main cell outputs (4,6) and the sense cell outputs (44,46) and to output a low-current signal when the magnitude of the voltage across the main cell outputs (4,6) falls below that across the sense cell outputs (44,46).
- 20 2. A power semiconductor device according to claim 1 wherein the feedback circuit (36) includes a voltage reference (40) and a comparator (38) connected across the main cell outputs (4, 6) for comparing the voltage across the main cell outputs with the voltage reference (40), the output of the
- 25 comparator being connected through a diode (42) to the control input, the diode being orientated to pass current to change the control voltage in a direction to increase the on-resistance of the main cells (32) when the voltage across the main cell outputs (4, 6) falls below the predetermined value.
- 30 3. A power semiconductor transistor according to claim 1 or 2 wherein the main (32) and sense (34) cells are FET main and sense cells and the gates (8, 48) of the FETs are connected in common to the control input

(10) and the sources and drains (4, 6, 44, 46) of the FETs of the main and sense cells form the outputs of the FETs.

4. A semiconductor device according to claim 3, in the form of a
5 high side device wherein:

the drains (4, 44) of the sense and main cells are connected in common to a battery terminal (16);

the source (6) of the main cells is connected to the output terminal (12);
and

10 the source (46) of the sense cells is connected to the reference current (28) supply, the reference current supply being a reference current sink.

5. A semiconductor circuit including a semiconductor device according to any preceding claim further comprising a load (14) connected to
15 the output terminal (12).

6. A method of operating a semiconductor device, the device including an output transistor (2) having main cells (32) and sense cells (34), and a control input (10) connected to the main and sense cells and main and
20 sense cell controlled outputs (4, 6, 44, 46),

the method including:

driving the main and the sense cells (32, 34) in common;

driving a load from one of the main cell controlled outputs (16);

25 feeding a reference current through the sense cell controlled outputs (44, 46);

measuring the voltage across the main cell controlled outputs (4, 6) and controlling the voltage on the control input (10) to increase the voltage across the main cell controlled outputs (4, 6) if the magnitude of the voltage across the main cell controlled outputs (4, 6) falls below a predetermined value; and

30 comparing the voltages across the main cell controlled outputs (4, 6) and the sense cell controlled outputs (44, 46) and outputting a low-current

signal when the magnitude of the voltage across the main cell controlled outputs (4, 6) falls below that across the sense cell controlled outputs (44, 46).

7. A method according to claim 6 wherein the step of measuring the
5 voltage across the main cell controlled outputs is performed by:

comparing the voltage across the main cell controlled outputs (4, 6) with
a reference voltage (40) using a comparator (38); and

driving the control input (10) from the output of the comparator through
a diode (42), the diode being orientated to pass current to change the control
10 input voltage in a direction to increase the on-resistance of the main cells
when the voltage across the main cell outputs falls below the predetermined
value.

1/2




FIG.1

2/2




FIG.2

INTERNATIONAL SEARCH REPORT

In onal Application No
PCT/IB2004/001726

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G01R19/165

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G01R

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 1 046 919 A (INFINEON) 25 October 2000 (2000-10-25) the whole document	1-7
A	US 2002/024376 A1 (SANDER) 28 February 2002 (2002-02-28) abstract; figures 1-3	1-7

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

° Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *Z* document member of the same patent family

Date of the actual completion of the international search

13 October 2004

Date of mailing of the international search report

22/10/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Iwansson, K

INTERNATIONAL SEARCH REPORT

Information on patent family members

In International Application No
PCT/IB2004/001726

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 1046919	A	25-10-2000	DE	19918042 A1	09-11-2000
			EP	1046919 A2	25-10-2000
US 2002024376	A1	28-02-2002	DE	10042585 C1	14-11-2002
			EP	1191693 A1	27-03-2002