(21) International Application Number:
PCT/US20 13/021822

(22) International Filing Date:
17 January 2013 (17.01.2013)

(25) Filing Language:
English

(26) Publication Language:
English

(30) Priority Data:
61/587,140 17 January 2012 (17.01.2012) US
13/426,687 22 March 2012 (22.03.2012) US


(72) Inventors: CLANCY, Robert D; 5775 Morehouse Drive, San Diego, California 92121 (US). DIEFFENDERFER, James Norris; 5775 Morehouse Drive, San Diego, California 92121 (US). SPEIER, Thomas Philip; 5775 Morehouse Drive, San Diego, California 92121 (US).

(54) Title: METHOD FOR FILTERING TRAFFIC TO A PHYSICALLY-TAGGED DATA CACHE

(57) Abstract: Embodiments of a data cache are disclosed that substantially decrease a number of accesses to a physically-tagged tag array of the data cache are provided. In general, the data cache includes a data array that stores data elements, a physically-tagged tag array, and a virtually-tagged tag array. In one embodiment, the virtually-tagged tag array receives a virtual address. If there is a match for the virtual address in the virtually-tagged tag array, the virtually-tagged tag array outputs, to the data array, a way stored in the virtually-tagged tag array for the virtual address. In addition, in one embodiment, the virtually-tagged tag array disables the physically-tagged tag array. Using the way output by the virtually-tagged tag array, a desired data element in the data array is addressed.

FIG. 1

[Continued on next page]
Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(H))

- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(H))

Published:

- with international search report (Art. 21(3))

- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))
1

METHOD FOR FILTERING TRAFFIC TO A PHYSICALLY-TAGGED DATA CACHE

PRIORITY CLAIM

[0001] The present application claims priority to U.S. Patent Provisional Application Serial No. 61/587,140 filed on January 17, 2012 and entitled METHOD FOR FILTERING TRAFFIC TO A PHYSICALLY-TAGGED DATA CACHE, which is incorporated herein by reference in its entirety.

FIELD OF THE DISCLOSURE

[0002] The present disclosure relates to a data cache.

BACKGROUND

[0003] Many modern microprocessors utilize virtually-addressed cache. In order to use virtually-addressed cache, translation of virtual addresses to corresponding physical addresses is typically performed. This translation essentially adds another stage to the instruction pipeline, which in turn decreases the performance of the microprocessor.

[0004] In addition, in response to increasing demand for longer battery life for mobile devices, power profiles of microprocessors have become increasingly critical. One of the largest components of power utilization within a storage unit is searching a physically-tagged tag array for each operation as operations move down the instruction pipeline. This search of the physically-tagged tag array is necessary to be able to retire loads directly from the instruction pipeline such that the average load-use penalty is as low as possible. The problem is that the power associated with accessing the physically-tagged tag array, which is typically a large structure, is quite significant.

[0005] As such, there is a need for a data cache and a method of operation thereof that enables the instruction pipeline to achieve the same performance while limiting the number of accesses to the physically-tagged tag array.

SUMMARY OF THE DISCLOSURE

[0006] Embodiments of a data cache are disclosed that substantially decrease a number of accesses to a physically-tagged tag array of the data cache. In general, the data cache includes a data array that stores data elements, a physically-tagged tag array, and a virtually-tagged tag array. In one embodiment, the virtually-tagged tag array
receives a virtual address. If there is a match for the virtual address in the virtually-tagged tag array, the virtually-tagged tag array outputs, to the data array, a way stored in the virtually-tagged tag array for the virtual address. In addition, in one embodiment, the virtually-tagged tag array disables the physically-tagged tag array. In this manner, the way is obtained without accessing the physically-tagged tag array. Using the way output by the virtually-tagged tag array, a desired data element in the data array is addressed. In contrast, if there is not a match for the virtual address in the virtually-tagged tag array, a physical address obtained from a translation of the virtual address to a physical address is provided to the physically-tagged tag array, and the physically-tagged tag array outputs a way stored in the physically-tagged tag array for the physical address. A desired data element in the data array is addressed with an index obtained from the virtual address and the way obtained from the virtually-tagged tag array.

[0007] By obtaining the way from the virtually-tagged tag array when there is a match between the virtual address and a tag in the virtually-tagged tag array, the way is obtained without accessing the physically-tagged tag array. As a result, performance is improved by effectively reducing a number of stages in the data cache. In addition, in the embodiment where the physically-tagged tag array is disabled when there is a match between the virtual address and a tag in the virtually-tagged tag array, power consumption of the data cache is reduced.

**BRIEF DESCRIPTION OF THE FIGURES**

[0008] Figure 1 illustrates a data cache that includes a virtually-tagged tag array according to one embodiment of the present disclosure;

[0009] Figure 2 illustrates one example of the data array of the data cache of Figure 1 wherein the data array is implemented as a set-associative memory structure according to one embodiment of the present disclosure; and

[0010] Figure 3 illustrates one example of a processor-based system that can employ the data cache of Figure 1.

**DETAILED DESCRIPTION**

[0011] With reference now to the drawing figures, several exemplary embodiments of the present disclosure are described. The word "exemplary" is used herein to mean "serving as an example, instance, or illustration." Any embodiment described herein as
"exemplary" is not necessarily to be construed as preferred or advantageous over other embodiments.

[0012] Embodiments of a data cache are disclosed that substantially decrease a number of accesses to a physically-tagged tag array of the data cache are provided. As discussed below, by decreasing the number of accesses to the physically-tagged tag array, performance of the data cache is increased while power consumption of the data cache is reduced. Figure 1 illustrates one embodiment of a data cache 10 according to the present disclosure. In general, the data cache 10 includes a data array 12, translation circuitry 14, a virtually-tagged micro tag array 16, and a physically-tagged tag array 18 connected as shown. The data array 12 stores a number of data elements (e.g., a number of 64 byte data elements). Further, the data array 12 is set associative such that, for each index or set for the data array 12, the data array 12 includes a number of "ways" each storing a separate data element, as illustrated in Figure 2. Thus, for each index for the data array 12, the data array 12 stores N-1 data elements, where N-1 is the number of ways in the data array 12. For example, if the data array 12 is four-way set associative, the data array 12 includes four ways each storing a separate data element for each index or set into the data array 12. Thus, both an index and a way are used to address a particular data element in the data array 12.

[0013] The translation circuitry 14 operates to translate a virtual address input to the data cache 10 into a physical address using a known virtual address to physical address translation technique. The virtually-tagged micro tag array 16 may be implemented using any desired memory structure such as, for example, a set-associative memory structure, a fully associative memory structure, or a direct mapped memory structure. A size of the virtually-tagged micro tag array 16 is preferably substantially smaller than that of the physically-tagged tag array 18. However, the size of the virtually-tagged micro tag array 16 is not limited thereto. For example, the size of the virtually-tagged micro tag array 16 may alternatively be equal to that of the physically-tagged tag array 18. The virtually-tagged micro tag array 16 stores way values for a number of virtual tags. The physically-tagged tag array 18 may also be implemented using any desired memory structure such as, for example, a set-associative memory structure, a fully associative memory structure, or a direct mapped memory structure. The physically-tagged tag array 18 stores way values for a number of physical tags.
In operation, when a data element, or a portion of a data element, is written to the data array 12, a corresponding way value is stored in the virtually-tagged micro tag array 16 in association with a corresponding virtual tag. In a similar manner, the corresponding way value is stored in the physically-tagged tag array 18 in association with a corresponding physical tag. The exact manner in which the way value is stored in the virtually-tagged micro tag array 16 and the physically-tagged tag array 18 depends on the structures of the virtually-tagged micro tag array 16 and the physically-tagged tag array 18. This process is repeated as new data elements, or portions of data elements, are written to the data array 12.

When a data element is to be read out of the data cache 10 or otherwise addressed, the data cache 10 receives a virtual address (VA) from, for example, an instruction pipeline of a microprocessor. In response to receiving the virtual address, the translation circuitry 14 translates the virtual address to a physical address using a known virtual address to physical address conversion technique. At the same time that the translation circuitry 14 is performing the translation, the virtually-tagged micro tag array 16 determines whether there is a match for the virtual address in the virtually-tagged micro tag array 16. The manner in which the virtually-tagged micro tag array 16 determines whether there is a match for the virtual address in the virtually-tagged micro tag array 16 will vary depending on the particular implementation. For instance, if the virtually-tagged micro tag array 16 is implemented as a set-associative memory structure such as, for example, a Content Addressable Memory (CAM) structure, the virtual address, or at least a virtual tag contained in the virtual address, is simultaneously compared to a number of virtual tags stored in the virtually-tagged micro tag array 16 to determine whether there is a match for the virtual address in the virtually-tagged micro tag array 16.

As another example, if the virtually-tagged micro tag array 16 is implemented as a set-associative memory structure, the virtually-tagged micro tag array 16 may include a number of sets or indices and, for each set or index, a number of ways. Preferably, the number of ways in the virtually-tagged micro tag array 16 is less than the number of ways in the data array 12. In this example, the indexes for the virtually-tagged micro tag array 16 are the same as those for the data array 12, and each data element in the virtually-tagged micro tag array 16 (i.e., each index and way combination) is configured to store a virtual tag and an associated way. To determine
whether there is a match for the virtual address, an index contained in the virtual address is used to index the virtually-tagged micro tag array 16, and the ways for the index in the virtually-tagged micro tag array 16 are searched to determine whether the virtual tag for any of those ways matches the virtual tag from the virtual address. If so, there is a match for the virtual address. Note that the aforementioned examples for the virtually-tagged micro tag array 16 are provided for illustration purposes only and are not intended to limit the scope of the present disclosure.

[0017] If there is no match for the virtual address in the virtually-tagged micro tag array 16, the virtually-tagged micro tag array 16 outputs a miss indicator, which enables the physically-tagged tag array 18. In response, the physically-tagged tag array 18 processes the physical address from the translation circuitry 14 to output a corresponding way to the data array 12. The manner in which the physically-tagged tag array 18 processes the physical address to output the corresponding way will vary depending on the particular implementation. For example, if the physically-tagged tag array 18 is implemented as a fully associative memory structure (e.g., a CAM structure), the physically-tagged tag array 18 stores a number of physical tags and corresponding ways. The physical tags in the physically-tagged tag array 18 are then simultaneously compared to a physical tag included in the physical address in order to output the way value stored in association with the physical tag in the physically-tagged tag array 18. As another example, the physically-tagged tag array 18 may be implemented as a set-associative memory structure having a number of sets, or indices, and a number of ways for each set or index. The indices for the physically-tagged tag array 18 are the same as the indices for the data array 12, and each data element (i.e., each index and way combination) in the physically-tagged tag array 18 is configured to store a physical tag and a corresponding way. An index contained in the physical address is used to index the physically-tagged tag array 18, and the ways for the index in the physically-tagged tag array 18 are searched for a physical tag that matches the physical tag from the physical address. The way value stored in association with the matching physical tag is then output by the physically-tagged tag array 18. Note that the aforementioned examples for the physically-tagged tag array 18 are provided for illustration purposes only and are not intended to limit the scope of the present disclosure.

[0018] In response to receiving the way from the physically-tagged tag array 18, the data array 12 outputs the appropriate data element. More specifically, in one
embodiment, data elements in the data array 12 are addressed using an index included in the virtual address and a way obtained from either the virtually-tagged micro tag array 16 or the physically-tagged tag array 18. Thus, using the index from the virtual address and the way output by the physically-tagged tag array 18, the data array 12 outputs the data element addressed by the index and the way.

[0019] If there is a match for the virtual address in the virtually-tagged micro tag array 16, in this embodiment, the virtually-tagged micro tag array 16 outputs a hit indicator, which disables the physically-tagged tag array 18. In addition, the virtually-tagged micro tag array 16 outputs the way for the virtual address to the data array 12. Again, the way output by the virtually-tagged micro tag array 16 is a way value stored in the virtually-tagged micro tag array 16 in association with the virtual tag that matches the virtual address. In response to receiving the way from the virtually-tagged micro tag array 16, the data array 12 outputs the appropriate data element. More specifically, in one embodiment, data elements in the data array 12 are addressed using an index included in the virtual address and a way obtained from either the virtually-tagged micro tag array 16 or the physically-tagged tag array 18. Thus, using the index from the virtual address and the way output by the virtually-tagged micro tag array 16 for the virtual address, the data array 12 outputs the data element addressed by the index and the way.

[0020] Notably, the virtually-tagged micro tag array 16 improves the performance of the data cache 10 and reduces power consumption of the data cache 10 by reducing the number of accesses to the physically-tagged tag array 18, which is typically a large structure. More specifically, if there is a hit for the virtual address in the virtually-tagged micro tag array 16, the way is obtained without accessing the physically-tagged tag array 18. As a result, the number of stages in the data cache 10 is effectively reduced to two stages. Specifically, when there is a hit in the virtually-tagged micro tag array 16, the number of stages in the data cache 10 is two (i.e., the virtually-tagged micro tag array 16 and the data array 12). In contrast, traditional data caches require three stages, which correspond to the translation circuitry 14, the physically-tagged tag array 18, and the data array 12 that are utilized in the data cache 10 when there is not a hit for the virtual address in the virtually-tagged micro tag array 16. In addition to reducing the number of stages in the data cache 10, a hit in the virtually-tagged micro
tag array 16 also saves power that would have otherwise been consumed by the physically-tagged tag array 18.

[0021] Two examples of advantages provided by the data cache 10 described herein are: increasing performance and lowering power. Performance is increased by using the way from the virtually-tagged micro tag array 16 to index into the data array 12. Power is reduced by not enabling the physically-tagged tag array 18 when there is a hit in virtually-tagged micro tag array 16. However, it should be noted that, in an alternative embodiment, the physically-tagged tag array 18 may not be disabled when there is a hit in the virtually-tagged micro tag array 16 (e.g., the hit indicator may not be provided to disable the physically-tagged tag array 18). By doing so, power consumption is not reduced by disabling the physically-tagged tag array 18. However, performance would still be improved by providing the way from the virtually-tagged micro tag array 16 to the data array 12, thereby effectively reducing the number of stages of the data cache 10.

[0022] The data cache 10 according to embodiments disclosed herein may be provided in or integrated into any processor-based device. Examples, without limitation, include a set top box, an entertainment unit, a navigation device, a communications device, a fixed location data unit, a mobile location data unit, a mobile phone, a cellular phone, a computer, a portable computer, a desktop computer, a personal digital assistant (PDA), a monitor, a computer monitor, a television, a tuner, a radio, a satellite radio, a music player, a digital music player, a portable music player, a digital video player, a video player, a digital video disc (DVD) player, and a portable digital video player.

[0023] In this regard, Figure 3 illustrates an example of a processor-based system 20 that can employ the data cache 10 illustrated in Figure 1. In this example, the processor-based system 20 includes one or more central processing units (CPUs) 22, each including one or more processors 24. The CPU(s) 22 include the data cache 10 coupled to the processor(s) 24 for rapid access to temporarily stored data. The CPU(s) 22 is coupled to a system bus 26 and can intercouple master devices and slave devices included in the processor-based system 20. As is well known, the CPU(s) 22 communicates with these other devices by exchanging address, control, and data information over the system bus 26. Although not illustrated in Figure 3, multiple
system buses 26 could be provided, wherein each system bus 26 constitutes a different fabric.

[0024] Other master and slave devices can be connected to the system bus 26. As illustrated in Figure 3, these devices can include a memory system 28, one or more input devices 30, one or more output devices 32, one or more network interface devices 34, and one or more display controllers 36, as examples. The input device(s) 30 can include any type of input device, including but not limited to input keys, switches, voice processors, etc. The output device(s) 32 can include any type of output device, including but not limited to audio, video, other visual indicators, etc. The network interface device(s) 34 can be any devices configured to allow exchange of data to and from a network 38. The network 38 can be any type of network, including but not limited to a wired or wireless network, private or public network, a local area network (LAN), a wide local area network (WLAN), and the Internet. The network interface device(s) 34 can be configured to support any type of communication protocol desired.

[0025] The CPU 22 may also be configured to access the display controller(s) 36 over the system bus 26 to control information sent to one or more displays 40. The display controller(s) 36 sends information to the display(s) 40 to be displayed via one or more video processors 42, which process the information to be displayed into a format suitable for the display(s) 40. The display(s) 40 can include any type of display, including but not limited to a cathode ray tube (CRT), a liquid crystal display (LCD), a plasma display, etc.

[0026] Those of skill in the art would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithms described in connection with the embodiments disclosed herein may be implemented as electronic hardware, instructions stored in memory or in another computer-readable medium and executed by a processor or other processing device, or combinations of both. Memory disclosed herein may be any type and size of memory and may be configured to store any type of information desired. To clearly illustrate this interchangeability, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. How such functionality is implemented depends upon the particular application, design choices, and/or design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each
particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.

[0027] The various illustrative logical blocks, modules, and circuits described in connection with the embodiments disclosed herein may be implemented or performed with a processor, a DSP, an Application Specific Integrated Circuit (ASIC), an FPGA or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.

[0028] The embodiments disclosed herein may be embodied in hardware and in instructions that are stored in hardware, and may reside, for example, in Random Access Memory (RAM), flash memory, Read Only Memory (ROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), registers, hard disk, a removable disk, a CD-ROM, or any other form of computer readable medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a remote station. In the alternative, the processor and the storage medium may reside as discrete components in a remote station, base station, or server.

[0029] It is also noted that the operational steps described in any of the exemplary embodiments herein are described to provide examples and discussion. The operations described may be performed in numerous different sequences other than the illustrated sequences. Furthermore, operations described in a single operational step may actually be performed in a number of different steps. Additionally, one or more operational steps discussed in the exemplary embodiments may be combined. It is to be understood that the operational steps illustrated in the flow chart diagrams may be subject to numerous different modifications as will be readily apparent to one of skill in the art. Those of skill in the art would also understand that information and signals may be
represented using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the above description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof.

[0030] The previous description of the disclosure is provided to enable any person skilled in the art to make or use the disclosure. Various modifications to the disclosure will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other variations without departing from the spirit or scope of the disclosure. Thus, the disclosure is not intended to be limited to the examples and designs described herein, but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims:
What is claimed is:

1. A data cache, comprising:
   a data array;
   a physically-tagged tag array; and
   a virtually-tagged tag array configured to:
      receive a virtual address;
     determine whether there is a match for the virtual address in the
      virtually-tagged tag array; and
   if there is a match for the virtual address in the virtually-tagged tag array, output a way
   stored by the virtually-tagged tag array for the virtual address to the data array.

2. The data cache of claim 1 further comprising:
   translation circuitry configured to translate the virtual address into a physical
   address and output the physical address to the physically-tagged tag array while the
   virtually-tagged tag array determines whether there is a match for the virtual address in
   the virtually-tagged tag array and, if there is a match for the virtual address in the
   virtually-tagged tag array, output the way stored by the virtually-tagged tag array for the
   virtual address to the data array.

3. The data cache of claim 2 wherein, if there is a match for the virtual address in
   the virtually-tagged tag array, the physically-tagged tag array is disabled such that a
   search of the physically-tagged tag array using the physical address from the translation
   circuitry is not performed.

4. The data cache of claim 1 wherein the virtually-tagged tag array is further
   configured to disable the physically-tagged tag array if there is a match for the virtual
   address in the virtually-tagged tag array.

5. The data cache of claim 4 wherein the virtually-tagged tag array is further
   configured to, if there is not a match for the virtual address in the virtually-tagged tag
   array, enable a search of the physically-tagged tag array using a physical address that
   corresponds to the virtual address.
6. The data cache of claim 5 further comprising:
translation circuitry configured to translate the virtual address into the physical address and output the physical address to the physically-tagged tag array while the virtually-tagged tag array determines whether there is a match for the virtual address in the virtually-tagged tag array and, if there is a match for the virtual address in the virtually-tagged tag array, outputs the way stored by the virtually-tagged tag array for the virtual address to the data array.

7. The data cache of claim 6 wherein, in order to enable the search of the physically-tagged tag array, the virtually-tagged tag array is configured to output a miss to the physically-tagged tag array if there is not a match for the virtual address in the virtually-tagged tag array.

8. The data cache of claim 7 wherein, in response to the miss from the virtually-tagged tag array, the physically-tagged tag array is configured to:
determine whether there is a match for the physical address in the physically-tagged tag array; and
if there is a match, output a way stored by the physically-tagged tag array for the physical address.

9. The data cache of claim 8 wherein the data array is configured to:
receive the way from the virtually-tagged tag array if there is a match for the virtual address in the virtually-tagged tag array and receive the way from the physically-tagged tag array if there is not a match for the virtual address in the virtually-tagged tag array but there is a match for the physical address in the physically-tagged tag array; and
in response to receiving the way, output a data element based on the way.

10. The data cache of claim 9 wherein the data array is set associative and, in order to output the data element, the data array outputs a data element addressed by an index obtained from the virtual address and the way.
11. The data cache of claim 1 wherein a size of the virtually-tagged tag array is less than a size of the physically-tagged tag array.

12. The data cache of claim 1 wherein a size of the virtually-tagged tag array is equal to a size of the physically-tagged tag array.

13. The data cache of claim 1 wherein the virtually-tagged tag array has a structure selected from a group consisting of: a set associative memory structure, a fully associative memory structure, and a direct mapped memory structure.

14. The data cache of claim 1 wherein, when there is a match for the virtual address in the virtually-tagged tag array, a number of stages of the data cache is reduced to two stages consisting of the virtually-tagged tag array and the data array.

15. The data cache of claim 1 wherein there is a match for the virtual address in the virtually-tagged tag array and, in response to the match, the virtually-tagged tag array outputs the way stored by the virtually-tagged tag array for the virtual address to the data array and disables the physically-tagged tag array.

16. The data cache of claim 1 wherein the data cache is implemented on a semiconductor die.

17. The data cache of claim 1 wherein the data cache is integrated into a device selected from the group consisting of a set top box, an entertainment unit, a navigation device, a communications device, a fixed location data unit, a mobile location data unit, a mobile phone, a cellular phone, a computer, a portable computer, a desktop computer, a personal digital assistant (PDA), a monitor, a computer monitor, a television, a tuner, a radio, a satellite radio, a music player, a digital music player, a portable music player, a digital video player, a video player, a digital video disc (DVD) player, and a portable digital video player.

18. A method of operation of a data cache including a data array, a physically-tagged tag array, and a virtually-tagged tag array, comprising:
receiving a virtual address;
determining whether there is a match for the virtual address in the virtually-tagged tag array; and
if there is a match for the virtual address in the virtually-tagged tag array, outputting a way stored by the virtually-tagged tag array for the virtual address to the data array.

19. The method of claim 18 further comprising disabling the physically-tagged tag array if there is a match for the virtual address in the virtually-tagged tag array.

20. The method of claim 19 further comprising:
translating the virtual address into a physical address; and
outputting the physical address to the physically-tagged tag array;
wherein translating the virtual address into the physical address and outputting the physical address to the physically-tagged tag array are performed while determining whether there is a match for the virtual address in the virtually-tagged tag array and, if there is a match for the virtual address in the virtually-tagged tag array, outputting the way stored by the virtually-tagged tag array for the virtual address to the data array.

21. The method of claim 20 comprising, if there is not a match for the virtual address in the virtually-tagged tag array, enabling a search of the physically-tagged tag array using the physical address that corresponds to the virtual address.

22. The method of claim 21 wherein enabling the search of the physically-tagged tag array comprises outputting a miss to the physically-tagged tag array if there is not a match for the virtual address in the virtually-tagged tag array.

23. The method of claim 22 further comprising, in response to the miss from the virtually-tagged tag array:
determining whether there is a match for the physical address in the physically-tagged tag array; and
if there is a match for the physical address in the physically-tagged tag array, outputting a way stored by the physically-tagged tag array for the physical address.
24. The method of claim 23 further comprising:

receiving, at the data array, the way from the virtually-tagged tag array if there is a match for the virtual address in the virtually-tagged tag array or from the physically-tagged tag array if there is not a match for the virtual address in the virtually-tagged tag array but there is a match for the physical address in the physically-tagged tag array; and

in response to receiving the way, outputting a data element based on the way.

25. The method of claim 24 wherein the data array is set associative and outputting the data element comprises outputting a data element addressed by an index obtained from the virtual address and the way.

26. A data cache comprising:

means for determining whether there is a match for a virtual address in a virtually-tagged tag array; and

if there is a match for the virtual address in the virtually-tagged tag array:

means for outputting a way stored by the virtually-tagged tag array for the virtual address to a data array of the data cache; and

means for disabling a physically-tagged tag array of the data cache.

27. A non-transitory computer readable medium storing software for instructing a processor to:

determine whether there is a match for a virtual address in a virtually-tagged tag array of a data cache; and

if there is a match for the virtual address in the virtually-tagged tag array:

provide a way stored by the virtually-tagged tag array for the virtual address to a data array of the data cache; and

disable a physically-tagged tag array of the data cache.
FIG. 1
INTERNATIONAL SEARCH REPORT

International application No
PCT/US2013/021822

A. CLASSIFICATION OF SUBJECT MATTER

INV. G06F12/10

ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal , WP! Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
</table>

Further documents are listed in the continuation of Box C.

X See patent family annex.

* Special categories of cited documents :

  “X” document defining the general state of the art which is not considered to be of particular relevance
  “E” earlier application or patent but published on or after the international filing date
  “L” document which may throw doubts on priority claims(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  “D” document referring to an oral disclosure, use, exhibition or other means
  “P” document published prior to the international filing date but later than the priority date claimed
  “T” later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
  “X” document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
  “Y” document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
  “A” document member of the same patent family

Date of the actual completion of the international search
30 May 2013

Date of mailing of the international search report
12/06/2013

Name and mailing address of the ISA/
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2380 HV Rijswijk
Tel: (+31-70) 340-2040, Fax: (+31-70) 340-3016

Authorized officer
Toader, Elena Lidia
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td>US 5379396</td>
<td>03-01-1995</td>
<td>JP HQ521Q583 A</td>
<td>20-08-1993</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5379396 A</td>
<td>03-01-1995</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 3116215 B2</td>
<td>11-12-2000</td>
</tr>
</tbody>
</table>