Title: IMAGE SENSOR FLICKER DETECTION

Abstract: An image sensor includes an imaging area and one or more flicker detection regions. The imaging area includes pixels that capture one or more images. Each flicker detection region includes pixels that are sampled multiple times while an image is being captured. The samples can be analyzed to detect flicker in the scene being imaged.

FIG. 4
Declarations under Rule 4.17:
   — as to the identity of the inventor (Rule 4.17(i))
   — as to applicant’s entitlement to apply for and be granted a patent (Rule 4.17(a))

Published:
   — as to the applicant’s entitlement to claim the priority of the earlier application (Rule 4.17(in))
   — with international search report (Art. 21(3))
Cross-Reference to Related Application


Technical Field

[0002] The present invention relates generally to image sensors, and more particularly to detecting flicker in an image sensor.

Background

[0003] Image sensors can capture an image using a rolling shutter mode or a global shutter mode. In the global shutter mode, the pixels in the image sensor capture the image at a single point in time. Each pixel in the image sensor begins and ends an integration or exposure period at the same time. In the rolling shutter mode, different lines of pixels (e.g., rows) have different exposure times as the signals are read out of the pixels line by line. Each line of pixels will start and end its exposure slightly offset in time from the other lines of pixels in the image sensor. Thus, different lines of the image are captured at slightly different points in time.

[0004] Typically, light sources such as incandescent bulbs or fluorescent tubes flicker at the same frequency as their power supply, usually 100 Hz or 120 Hz. This flicker can be captured by some or all of the pixels in an image sensor when an image is captured. The flicker can produce horizontal bands in the captured image depending on the state of the light source at the point in time that each line in the captured image was exposed. A person viewing the captured image may detect the horizontal band or bands in the image.

[0005] In some situations, an image sensor can avoid capturing flicker in an image by using exposure times that are multiples of an assumed frequency. For example, to avoid flicker caused by a 60 Hz power supply, the image sensor may choose integration times that are multiples of 1/120 of a second. In this way, each line of the image sees an integer multiple of flicker periods. But if the power supply is a 50 Hz power supply instead of a 60 Hz power supply, a horizontal band caused by a 50 Hz flicker will move predictably in the captured
image. An image sensor or imaging system may be able to detect the 50 Hz flicker and responsively adjust the exposure time to avoid the 50 Hz flicker.

[0006] An image sensor, however, is not always able to detect flicker in an image when the image sensor uses exposure times that are multiples of an assumed frequency. For example, when an image sensor using a frame rate of 60 frames per second operates with exposure times that are multiples of 50 Hz, flicker produced by a 60 Hz frequency may not be detectable because a horizontal band will not move in the image. Instead, the horizontal band will appear at the same location in the captured images, making it difficult to distinguish the horizontal band from the content in the scene being imaged.

Summary

[0007] In one aspect, an image sensor can include an imaging area and one or more flicker detection regions. The imaging area includes one or more pixels. Each flicker detection region includes one or more pixels. The pixel(s) in at least one flicker detection region are sampled multiple times while at least one pixel in the imaging area capture an image.

[0008] In another aspect, a processor can be operatively connected to the one or more flicker detection regions. The processor may be adapted to enable the pixel(s) in at least one flicker detection region to be sampled multiple times while at least one pixel in the imaging area capture an image. The processor can receive the samples and analyze the samples to detect flicker in the image being captured. If flicker is detected, the processor can compensate for the flicker. As one example, the processor can adjust an exposure time for capturing the image.

[0009] In yet another aspect, a method for capturing an image in an image sensor can include capturing the image with at least one pixel in the imaging area and substantially simultaneously accumulating charge in the pixel(s) in at least one flicker region. Multiple readout operations can be performed to obtain samples from the one or more pixels in the at least one flicker detection region while the at least one pixel in the imaging area captures the image. The samples can be analyzed to detect flicker in the image. If flicker is detected, the processor can compensate for the flicker.

[0010] In another aspect, a method for enabling a flicker detection mode in an image sensor can include determining whether flicker is to be detected using at least one flicker detection region when an image is to be captured by at least one pixel in the imaging area, and if flicker is to be detected, reading out charge in the one or more pixels in the at least one flicker detection region multiple times while the image is being captured by the at least
one pixel in the imaging area. If flicker will not be detected, the one or more pixels in the at least one flicker detection region and the at least one pixel in the imaging area capture the image.

Brief Description of the Drawings

5 [0011] Embodiments of the invention are better understood with reference to the following drawings. The elements of the drawings are not necessarily to scale relative to each other. Identical reference numerals have been used, where possible, to designate identical features that are common to the figures.

[0012] FIGS. 1A-1B depict front and rear views of an example electronic device that can include one or more image sensors;

[0013] FIG. 2 is an example block diagram of the electronic device shown in FIG. 1;

[0014] FIG. 3 is a cross-sectional view of the camera 102 shown in FIG. 1A;

[0015] FIG. 4 illustrates a simplified block diagram of one example of an image sensor suitable for use as image sensor 302 shown in FIG. 3;

[0016] FIG. 5 depicts a simplified schematic view of a pixel that is suitable for use as a pixel 406 shown in FIG. 4;

[0017] FIG. 6 illustrates a simplified schematic diagram of one example of pixels in an imaging area and in a flicker detection region operatively connected to readout circuitry;

[0018] FIG. 7 depicts a simplified schematic diagram of another example of pixels in an imaging area and a flicker detection region operatively connected to readout circuitry;

[0019] FIG. 8 is a flowchart of a method for detecting flicker in an image sensor; and

[0020] FIG. 9 is a flowchart of a method for enabling a mode in an image sensor.

Detailed Description

[0021] Embodiments described herein provide an image sensor that includes an imaging area and one or more flicker detection regions. The imaging area includes pixels that capture one or more images. Each flicker detection region includes pixels that are sampled multiple times while an image is being captured. The samples can be analyzed by a processor to detect flicker in the scene being imaged.
Referring now to FIGS. 1A-1B, there are shown front and rear views of an electronic device that includes one or more image sensors. The electronic device 100 includes a first camera 102, a second camera 104, an enclosure 106, an input/output (I/O) member 108, a display 110, and an optional flash 112 or light source for the camera or cameras. The electronic device 100 can also include one or more internal components (not shown) typical of a computing or electronic device, such as, for example, one or more processors, memory components, network interfaces, and so on.

In the illustrated embodiment, the electronic device 100 is implemented as a smart telephone. Other embodiments, however, are not limited to this construction. Other types of computing or electronic devices can include one or more cameras, including, but not limited to, a netbook or laptop computer, a tablet computing device, a wearable communications device, a wearable health assistant, a digital camera, a printer, a scanner, a video recorder, and a copier.

As shown in FIGS. 1A-1B, the enclosure 106 can form an outer surface or partial outer surface and protective case for the internal components of the electronic device 100, and may at least partially surround the display 110. The enclosure 106 can be formed of one or more components operably connected together, such as a front piece and a back piece. Alternatively, the enclosure 106 can be formed of a single piece operably connected to the display 110.

The I/O member 108 can be implemented with any type of input or output member. By way of example only, the I/O member 108 can be a switch, a button, a capacitive sensor, or other input mechanism. The I/O member 108 allows a user to interact with the electronic device 100. For example, the I/O member 108 may be a button or switch to alter the volume, return to a home screen, and the like. The electronic device can include one or more input members or output members, and each member can have a single I/O function or multiple I/O functions.

The display 110 can be operably or communicatively connected to the electronic device 100. The display 110 can be implemented with any type of suitable display, such as a retina display or an active matrix color liquid crystal display. The display 110 provides a visual output for the electronic device 100. In some embodiments, the display 110 can function to receive user inputs to the electronic device. For example, the display 110 can be a multi-touch capacitive sensing touchscreen that can detect one or more user inputs.

The electronic device 100 can also include a number of internal components. FIG. 2 illustrates one example of a simplified block diagram of the electronic device 100. The
electronic device can include one or more processors 200, storage or memory components 202, input/output (I/O) interfaces 204, power sources 206, and sensors 208, each of which is discussed in turn below.

[0028] The one or more processors 200 can control some or all of the operations of the electronic device 100. The processor(s) 200 can communicate, either directly or indirectly, with substantially all of the components of the electronic device 100. For example, one or more system buses 210 or other communication mechanisms can provide communication between the processor(s) 200, the memory 202, the I/O interfaces 204, the cameras 102, 104, the display 110, the I/O member 108, and/or the sensors 208. The processor(s) 200 can be implemented as any electronic device capable of processing, receiving, or transmitting data or instructions. For example, the one or more processors 200 can be a microprocessor, a central processing unit (CPU), an application-specific integrated circuit (ASIC), a digital signal processor (DSP), or combinations of multiple such devices. As described herein, the term "processor" is meant to encompass a single processor or processing unit, multiple processors, multiple processing units, or other suitably configured computing element or elements.

[0029] The one or more storage or memory devices 202 can store electronic data that can be used by the electronic device 100. For example, the memory 202 can store electrical data or content such as, for example, audio files, document files, timing signals, and image data. The memory 202 can be configured as any type of memory. By way of example only, the memory 202 can be implemented as random access memory, read-only memory, Flash memory, removable memory, or other types of storage elements, in any combination.

[0030] The one or more I/O interfaces 204 can receive data from a user or one or more other electronic devices. For example, an I/O interface 204 can receive input from the I/O member 108 shown in FIG. 1A. Additionally, an I/O interface 204 can facilitate transmission of data to a user or to other electronic devices. For example, in embodiments where the electronic device 100 is a smart telephone, an I/O interface 204 can receive data from a network or send and transmit electronic signals via a wireless or wired connection. Examples of wireless and wired connections include, but are not limited to, cellular, Wi-Fi, Bluetooth, and Ethernet. In one or more embodiments, an I/O interface 204 supports multiple network or communication mechanisms. For example, an I/O interface 204 can pair with another device over a Bluetooth network to transfer signals to the other device while simultaneously receiving signals from a Wi-Fi or other wired or wireless connection.

[0031] The one or more power sources 206 can be implemented with any device capable of providing energy to the electronic device 100. For example, the power source 206 can be a
battery or a connection cable that connects the electronic device 100 to another power source such as a wall outlet.

[0032] The one or more sensors 208 can be implemented with any type of sensors. Examples sensors include, but are not limited to, audio sensors (e.g., microphones), light sensors (e.g., ambient light sensors), gyroscopes, and accelerometers. The sensors 208 can be used to provide data to the processor 200, which may be used to enhance or vary functions of the electronic device.

[0033] It should be noted that FIG. 2 is illustrative only. Other embodiments can include additional or different components.

[0034] As described with reference to FIGS. 1A and 1B, the electronic device 100 includes one or more cameras 102, 104 and optionally a flash 112 or light source for the camera or cameras. FIG. 3 is a simplified cross-section view of the camera 102 taken along line 3-3 in FIG. 1A. Although FIG. 3 illustrates the first camera 102, those skilled in the art will recognize that the second camera 104 can be substantially similar to the first camera 102.

In some embodiments, one camera may include a global shutter configured image sensor and one camera can include a rolling shutter configured image sensor. In other examples, one camera can include an image sensor with a higher resolution than the image sensor in the other camera.

[0035] The camera 102 includes an imaging stage 300 that is in optical communication with an image sensor 302. The imaging stage 300 is operably connected to the enclosure 106 and positioned in front of the image sensor 302. The imaging stage 300 can include conventional elements such as a lens, a filter, an iris, and a shutter. The imaging stage 300 directs, focuses or transmits light 304 within its field of view onto the image sensor 302. The image sensor 302 captures one or more images of a subject scene by converting the incident light into electrical signals.

[0036] The image sensor 302 is supported by a support structure 306. The support structure 306 can be a semiconductor-based material including, but not limited to, silicon, silicon-on-insulator (SOI) technology, silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers formed on a semiconductor substrate, well regions or buried layers formed in a semiconductor substrate, and other semiconductor structures.

[0037] Various elements of imaging stage 300 or image sensor 302 can be controlled by timing signals or other signals supplied from a processor or memory, such as processor 200 in FIG. 2. Some or all of the elements in the imaging stage 300 can be integrated into a
single component. Additionally, some or all of the elements in the imaging stage 300 can be integrated with the image sensor 302, and possibly one or more additional elements of the electronic device 100, to form a camera module. For example, a processor or a memory may be integrated with the image sensor 302 in some embodiments.

[0038] Referring now to FIG. 4, there is shown a simplified block diagram of one example of an image sensor suitable for use as image sensor 302 shown in FIG. 3. The image sensor 400 can include an image processor 402 and an imaging area 404. The imaging area 404 can be implemented as a pixel array that includes pixels 406. In the illustrated embodiment, the pixel array is configured in a row and column arrangement. However, other embodiments are not limited to this configuration. The pixels in a pixel array can be arranged in any suitable configuration, such as, for example, a hexagon configuration.

[0039] The imaging area 404 may be in communication with a column select 408 through one or more column select lines 410 and a row select 412 through one or more row select lines 414. The row select 412 selectively selects a particular pixel 406 or group of pixels, such as all of the pixels 406 in a certain row. The column select 408 selectively receives the data output from the select pixels 406 or groups of pixels (e.g., all of the pixels with a particular column).

[0040] The row select 412 and/or the column select 408 may be in communication with the image processor 402. The image processor 402 can process data from the pixels 406 and provide that data to the processor 200 and/or other components of the electronic device 100. It should be noted that in some embodiments, the image processor 402 can be incorporated into the processor 200 or separate therefrom.

[0041] One or more flicker detection regions 416 may be positioned adjacent to the imaging area 404. In the illustrated embodiment, one flicker detection region is positioned adjacent to the top of the imaging area 404 and another flicker detection region is located adjacent to the bottom of the imaging area 404. Other embodiments can position the one or more flicker detection regions at different locations. Additionally, each flicker detection region 416 is shown as a single horizontal line of pixels. Other embodiments can include any given number of pixels arranged in any configuration.

[0042] Each flicker detection region includes pixels 418. In some embodiments, the pixels 418 are configured as the pixels 406 in the imaging area 404. Other embodiments can configure the pixels 418 differently. Two illustrative pixel configurations are described in more detail later in conjunction with FIGS. 6 and 7. The flicker detection region(s) can
reduce the effect of scene content on flicker detection because the flicker detection region(s) sample roughly the same special region of an image.

[0043] The pixels 418 in a flicker detection region may be optionally divided into sub-regions. As one example, the pixels 418 can be divided horizontally into two or four sub-regions 420, 421, 422, 423. Dividing the pixels into sub-regions 420, 421, 422, 423 allows the top flicker detection region to be separate from the bottom flicker detection region regardless of the orientation of the image sensor (e.g., portrait or landscape). For example, if the top of the scene being imaged is flickering differently from the bottom of the scene, the top of the scene can be observed using two sub-regions, such as sub-regions 421 and 422, or 422 and 423, or 420 and 423, or 420 and 421 depending on the orientation of the image sensor.

[0044] In some embodiments, the one or more flicker detection regions 416 include pixels 418 that are physically separate and distinct from the pixels 406 in the imaging area 404. In other embodiments, the flicker detection region(s) include pixels that are implemented within the imaging area 404 but are logically separated from the pixels in the imaging area. For example, the pixels in the top row and in the bottom row of an imaging area can be used to for flicker detection instead of image capture. And in yet another embodiment, the pixels in the one or more flicker detection region can have multiple modes, with one mode being flicker detection and another mode image capture. Mode enablement is described in more detail in conjunction with FIG. 9.

[0045] Referring now to FIG. 5, there is shown a simplified schematic view of a pixel that is suitable for use as a pixel 406 shown in FIG. 4. The pixel 500 includes a photodetector (PD) 502, a transfer transistor (TX) 504, a sense region 506, a reset (RST) transistor 508, a readout transistor 510, and a row select (RS) transistor 512. The sense region 506 is represented as a capacitor in the illustrated embodiment because the sense region 506 can temporarily store charge received from the photodetector 502. As described below, after charge is transferred from the photodetector 502, the charge can be stored in the sense region 506 until the gate of the row select transistor 512 is pulsed.

[0046] One terminal of the transfer transistor 504 is connected to the photodetector 502 while the other terminal is connected to the sense region 506. One terminal of the reset transistor 508 and one terminal of the readout transistor 510 are connected to a supply voltage (Vdd) 514. The other terminal of the reset transistor 508 is connected to the sense region 506, while the other terminal of the readout transistor 510 is connected to a terminal of the row select transistor 512. The other terminal of the row select transistor 512 is connected to a column select line 410.
By way of example only, in one embodiment the photodetector 502 is implemented as a photodiode (PD) or pinned photodiode, the sense region 506 as a floating diffusion (FD), and the readout transistor 510 as a source follower transistor (SF). The photodetector 502 can be an electron-based photodiode or a hole based photodiode. It should be noted that the term photodetector as used herein is meant to encompass substantially any type of photon or light detecting component, such as a photodiode, pinned photodiode, photogate, or other photon sensitive region. Additionally, the term sense region as used herein is meant to encompass substantially any type of charge storing or charge converting region.

Those skilled in the art will recognize that the pixel 500 can be implemented with additional or different components in other embodiments. For example, a row select transistor can be omitted and a pulsed power supply mode used to select the pixel, the sense region can be shared by multiple photodetectors and transfer transistors, or the reset and readout transistors can be shared by multiple photodetectors, transfer gates, and sense regions.

When an image is to be captured, an integration period for the pixel begins and the photodetector 502 accumulates photo-generated charge in response to incident light. When the integration period ends, the accumulated charge in the photodetector 502 is transferred to the sense region 506 by selectively pulsing the gate of the transfer transistor 504. Typically, the reset transistor 508 is used to reset the voltage on the sense region 506 (node 516) to a predetermined level prior to the transfer of charge from the photodetector 502 to the sense region 506. When charge is to be readout of the pixel, the gate of the row select transistor is pulsed through the row select 412 and row select line 414 to select the pixel (or row of pixels) for readout. The readout transistor 510 senses the voltage on the sense region 506 and the row select transistor 512 transmits the voltage to the column select line 410. The column select line 410 is connected to readout circuitry (and optionally an image processor) through the column select 408.

In some embodiments, an image capture device, such as a camera, may not include a shutter over the lens, and so the image sensor may be constantly exposed to light. In these embodiments, the photodetectors may have to be reset or depleted before a desired image is to be captured. Once the charge from the photodetectors has been depleted, the transfer gate and the reset gate are turned off, isolating the photodetectors. The photodetectors can then begin integration and collecting photo-generated charge.

The pixels in the flicker detection region(s) can be implemented similarly to pixel 500. Other embodiments can configure the pixels in the flicker detection region or regions
differently. Two different implementations are described in more detail in conjunction with FIGS. 6 and 7.

[0052] The pixels in a flicker detection region can be operatively connected to respective column select lines, such as column select lines 410 shown in FIG. 4. As such, charge in the pixels can be sampled or read out in the same manner as the pixels in the imaging area.

[0053] Alternatively, the pixels in the flicker detection region can be operatively connected to separate readout circuitry and column lines. FIG. 6 illustrates a simplified schematic diagram of one example of pixels in an imaging area and in a flicker detection region operatively connected to readout circuitry. As described earlier, the pixels 406 in the imaging area 404 are operatively connected to respective column select lines 410. The pixels 600 in the flicker detection region 602 each include a photodetector 604. The photodetectors 604 are operatively connected to a common flicker sense node 606. The charge from each of the photodetectors 604 can be combined or averaged on the common flicker sense node 606.

[0054] The common flicker sense node 606 connects to the gate of a readout transistor 608. In some embodiments, the readout transistor 608 is a source follower transistor. One terminal of the readout transistor 608 is connected to a terminal of a column select transistor 610. The other terminal of the column select transistor 610 is connected to a column line 612. The gate of the column select transistor 610 can be connected to a row select line (not shown). The row select line can be used to select or turn on the column select transistor 610 when the charge or signal is to be sampled from the flicker detection region 602. The other terminal of the readout transistor 608 can be connected to a supply voltage. The column select lines 410 and the column line 612 can each be connected to readout circuitry 614. In some embodiments, the readout circuitry can be shared between two or more column select lines 410 and/or column lines 612. Each readout circuitry 614 can include a digital-to-analog converter to convert the analog signals obtained from the pixels 406 and the flicker detection region 602 to digital signals.

[0055] Referring now to FIG. 7, there is shown a simplified schematic view of another example of pixels in an imaging area and in a flicker detection region operatively connected to readout circuitry. Like the embodiment shown in FIG. 6, the pixels 406 in the imaging area 404 are operatively connected to respective column select lines 410. The pixels 700 in the flicker detection region 702 are operatively connected to a photo-current summing node 706. The photo-current summing node 706 connects the photodetectors 708 together, allowing the photo-current from each photodetector 708 to be summed together. In the illustrated embodiment, current summing can be defined by the equation $I_{SUM} = \sum_{f=1}^{m} I_f(t)$. 

The photo-current summing node 706 is connected to a flicker readout circuitry 710. In some embodiments, the flicker readout circuitry can include at least one column and ADC dedicated to the flicker detection region (e.g., column line 718 and ADC 722), in addition to the circuitry for the imaging area 404. The flicker readout circuitry 710 can include circuitry that is similar in structure as some or all of the circuitry in the pixels 406. For example, the flicker readout circuitry 710 can include a transfer transistor 712. One terminal of the transfer transistor 712 is connected to the photo-current summing node 706, while the other terminal is connected to the gate of a readout transistor 714. In some embodiments, the readout transistor 714 is a source follower transistor. One terminal of the readout transistor 714 is connected to a terminal of a column select transistor 716. The other terminal of the column select transistor 716 is connected to a column line 718. The column line 718 is dedicated to flicker readout circuitry. Any pixels in the flicker detection column other than the flicker readout circuitry 710 are disconnected from the column line 718 and can be connected to a separate column line (not shown).

The gate of the column select transistor 716 can be connected to a row select line (not shown). The row select line can be used to select or turn on the column select transistor 716 when the charge or signal is to be sampled from the flicker detection region 702. The other terminal of the readout transistor 714 can be connected to a supply voltage. The column select lines 410 and the column line 718 can each be connected to readout circuitry 720, which includes an analog-to-digital converter 722.

A capacitor 724 can be connected to the photocurrent summing node 706 through switch 726. The size of the capacitor 724 can be programmable to adjust for various lighting conditions and/or integration times of the summed photocurrent detected by the pixels 700 in the flicker detection region(s). For example, a smaller capacitor value can be selected for low illumination conditions and/or a short integration time, such that the flicker readout circuitry 710 can be operated in parallel with the normal operation of pixels 406. Additionally, in some embodiments, the capacitor 724 can reduce the threshold voltage or current needed to turn on the readout transistor 714.

FIG. 8 is a flowchart of a method for detecting flicker in an image sensor. Initially, as shown in block 800, charge accumulates in one or more pixels in a flicker detection region or regions, and samples are read out of the pixels multiple times while an image is captured by the pixels in the imaging area. For example, samples can be read out of the pixels 100 to 1000 times during image capture. The samples can be averaged together at block 802. In some embodiments, the samples are averaged digitally by a processor, such as by image processor 402. In such embodiments, the pixels in the flicker detection region(s) can be
reset and read out in between reading out the pixels in the imaging area at the desired sample frequency.

[0060] Other embodiments can average the samples differently. For example, the samples can be averaged as described in conjunction with FIG. 6 and FIG. 7. And in other embodiments, the pixels in the flicker detection region(s) can be operatively connected to an analog-to-digital converter that is separate from the image sensor and operates independently of the readout circuitry and/or analog-to-digital converters in the image sensor.

[0061] Next, as shown in block 804, the averaged samples are analyzed to determine if flicker is present in the scene being imaged. The averaged samples can be analyzed by a processor, such as image processor 402 (FIG. 4) or processor 200 (FIG. 2). For example, in one embodiment, the processor can perform a Fourier transform using the averaged samples. As another example, the processor can perform a correlation with a known flicker pattern to detect flicker. And in yet another embodiment, the processor can measure the distance between local maxima and minima to detect flicker.

[0062] A determination can then be made at block 806 as to whether or not flicker is detected. If not, the method ends. When flicker is detected, the process passes to block 808 where a frequency of the flicker can be determined. Compensation for the flicker is then determined at block 810. In one embodiment, the exposure time of the image capture is adjusted to reduce or eliminate flicker in the captured image.

[0063] As described earlier, the pixels in the one or more flicker detection region can have multiple modes, with one mode being flicker detection and another mode image capture. FIG. 9 is a flowchart of a method for enabling a mode in an image sensor. A mode selection signal can be received in block 900. The mode can be selected by a user, by the image sensor, and/or by the electronic device. For example, the image sensor may determine that flicker detection will not be needed, such as when an image is captured outdoors in sunlight. Alternatively, a user can select whether he or she wants to utilize flicker detection when capturing an image.

[0064] Next, as shown in block 902, a determination can be made as to whether or not the flicker detection mode is selected. If so, the process passes to block 904 where one or more pixels in at least one flicker detection region are used to detect flicker and the method ends. When the flicker detection mode is not selected, the pixel(s) in the flicker detection region(s) may be used to capture an image along with the pixels in the imaging area (block 906), and the method ends. The signals and/or the timing of the signals provided to the pixels can
change based on which mode is selected. By way of example only, the processor 402 can provide or enable the signals to be transmitted to the pixels for each mode. In some embodiments, the processor can produce the signals or read the signals from a memory (e.g., memory 202).

[0065] Other embodiments can perform the method shown in FIG. 8 or in FIG. 9 differently. A block can be added or deleted, or the blocks can be performed in a different order. As one example, block 808 in FIG. 8 can be omitted in some embodiments.

[0066] Flicker detection regions can detect the presence of flicker as well as the absence of flicker. Compensation for detected flicker can occur more quickly than in convention image sensors because samples are read out of the flicker detection region(s) multiple times per frame (e.g., per image capture). Additionally or alternatively, flicker occurring at a variety of different frequencies can be detected more easily.

[0067] Various embodiments have been described in detail with particular reference to certain features thereof, but it will be understood that variations and modifications can be effected within the spirit and scope of the disclosure. And even though specific embodiments have been described herein, it should be noted that the application is not limited to these embodiments. In particular, any features described with respect to one embodiment may also be used in other embodiments, where compatible. Likewise, the features of the different embodiments may be exchanged, where compatible.
CLAIMS

We claim:

1. An image sensor, comprising:
an imaging area that includes a plurality of pixels; and
one or more flicker detection regions each comprising one or more pixels, wherein at
least one of the one or more pixels in at least one flicker detection region is sampled multiple
times while at least one pixel in the imaging area captures an image.

2. The image sensor as in claim 1, further comprising first readout circuitry
operatively connected to one or more pixels in the imaging area.

3. The image sensor as in claim 2, further comprising second readout circuitry
operatively connected to the one or more pixels in a flicker detection region.

4. The image sensor as in claim 3, further comprising a processing device
operatively connected to the readout circuitry.

5. The image sensor as in claim 3, wherein the second readout circuitry
comprises:
a first terminal of a transfer transistor operatively connected to a photodetector;
a second terminal of the transfer transistor operatively connected to a gate of a
readout transistor;
a first terminal of a switch transistor operatively connected to the gate of the readout
transistor;
a first terminal of a select transistor operatively connected to a first terminal of a
readout transistor;
a second terminal of the select transistor operatively connected to a column line; and
a second terminal of the readout transistor and a second terminal of the switch
transistor operatively connected to a voltage source; and
a variable capacitor operatively connected between the voltage source and the gate
of the readout transistor.

6. An imaging system, comprising:
an imaging area that includes a plurality of pixels; and
one or more flicker detection regions each comprising one or more pixels, wherein
the one or more pixels in at least one flicker detection are sampled multiple times while the
plurality of pixels in the imaging area capture an image; and
a processor adapted to enable the plurality of pixels in at least one flicker detection region to be sampled multiple times while the plurality of pixels in the imaging area capture an image and adapted to detect flicker in the image based on the samples read out of the plurality of pixels in the at least one flicker region.

7. The imaging system as in claim 6, further comprising first readout circuitry operatively connected to the plurality of pixels in the imaging area.

8. The imaging system as in claim 7, further comprising second readout circuitry operatively connected to the one or more pixels in a flicker detection region.

9. The imaging system as in claim 7, wherein the processor is operatively connected to the first readout circuitry.

10. The imaging system as in claim 8, wherein the processor is operatively connected to the second readout circuitry.

11. A method for capturing an image in an image sensor, wherein the image sensor includes an imaging area comprising one or more pixels and one or more flicker detection regions each comprising one or more pixels, the method comprising:

   capturing an image with at least one pixel in the imaging area;

   substantially simultaneously accumulating charge in the one or more pixels in at least one flicker region;

   performing multiple readout operations to obtain samples from the one or more pixels in the at least one flicker detection region while the at least one pixel in the imaging area captures the image; and

   detecting flicker in the image by analyzing the samples.

12. The method as in claim 11, further comprising compensating for the flicker.

13. The method as in claim 12, wherein compensating for the flicker comprises adjusting an exposure time for capturing the image.

14. The method as in claim 11, further comprising prior to analyzing the samples, averaging the samples obtained in each readout operation.

15. The method as in claim 11, further comprising prior to performing multiple readout operations to obtain samples from the one or more pixels in the at least one flicker detection region, averaging the samples by combining the samples on a common sense node operatively connected to each pixel in the at least one flicker detection region.
16. The method as in claim 11, further comprising prior to performing multiple readout operations to obtain samples from the one or more pixels in the at least one flicker detection region, averaging the samples by combining the samples on a common photocurrent summing node operatively connected to each pixel in the at least one flicker detection region.

17. The method as in claim 11, wherein analyzing the samples to detect flicker comprises performing a Fourier transform on the samples.

18. The method as in claim 11, wherein analyzing the samples to detect flicker comprises performing a correlation with the samples and a known flicker pattern to detect flicker.

19. The method as in claim 11, wherein analyzing the samples to detect flicker comprises performing measuring a distance between maxima and minima in the samples to detect flicker.

20. The method as in claim 11, further comprising determining a frequency of the detected flicker.

21. A method for enabling a flicker detection mode in an image sensor that includes an imaging area comprising one or more pixels and one or more flicker detection regions each comprising one or more pixels, the method comprising:

   determining whether flicker is to be detected using at least one flicker detection region when an image is to be captured by at least one pixel in the imaging area;

   if flicker is to be detected, reading out charge in the one or more pixels in the at least one flicker detection region multiple times while the image is being captured by the at least one pixel in the imaging area.

22. The method as in claim 21, further comprising if flicker will not be detected, capturing the image using the one or more pixels in the at least one flicker detection region and the at least one pixel in the imaging area.
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

INV. H04N5/235 H04N5/369
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H04N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched.

Electronic database consulted during the international search (name of database and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>abstract paragraphs [0001], [0002], [0014] figure 11</td>
<td>15-17</td>
</tr>
<tr>
<td>Y</td>
<td>abstract paragraphs [0114], [0115] figure 11</td>
<td>17</td>
</tr>
</tbody>
</table>

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance
"E" earlier application or patent but published on or after the international filing date
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
"O" document referring to an oral disclosure, use, exhibition or other means
"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

Date of the actual completion of the international search: 14 January 2015
Date of mailing of the international search report: 22/01/2015

Name and mailing address of the ISA:

European Patent Office, P.B. 5818 Patentlaan 2
NL 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer:

Lauri, Lauro
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Patent document cited in search report</td>
<td>Publication date</td>
<td>Patent family member(s)</td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>----------------</td>
<td>-------------------------</td>
</tr>
<tr>
<td></td>
<td>WO 2007049900 A1</td>
<td>03-05-2007</td>
</tr>
<tr>
<td></td>
<td>US 2011013040 A1</td>
<td>20-01-2011</td>
</tr>
<tr>
<td></td>
<td>EP 1763228 A2</td>
<td>14-03-2007</td>
</tr>
<tr>
<td></td>
<td>JP 4904749 B2</td>
<td>28-03-2012</td>
</tr>
<tr>
<td></td>
<td>JP 2007074555 A</td>
<td>22-03-2007</td>
</tr>
<tr>
<td></td>
<td>KR 20070029071 A</td>
<td>13-03-2007</td>
</tr>
<tr>
<td></td>
<td>US 2007052816 A1</td>
<td>08-03-2007</td>
</tr>
<tr>
<td></td>
<td>JP 2009130845 A</td>
<td>11-06-2009</td>
</tr>
<tr>
<td></td>
<td>US 2012075497 A1</td>
<td>29-03-2012</td>
</tr>
<tr>
<td></td>
<td>KR 20020063514 A</td>
<td>03-08-2002</td>
</tr>
<tr>
<td></td>
<td>TW 548968 B</td>
<td>21-08-2003</td>
</tr>
<tr>
<td></td>
<td>US 2002101532 A1</td>
<td>01-08-2002</td>
</tr>
<tr>
<td></td>
<td>JP 5644451 B2</td>
<td>24-12-2014</td>
</tr>
<tr>
<td></td>
<td>JP 2012010306 A</td>
<td>12-01-2012</td>
</tr>
<tr>
<td></td>
<td>US 2011292240 A1</td>
<td>01-12-2011</td>
</tr>
</tbody>
</table>