Abstract: A method of writing image data to a pixel array includes decoding an address (604) and activating, based on the decoded address, two or more row selection signals (606). The address may be a ternary address having at least one trit. The method further includes providing the two or more row selection signals to the pixel array to select two or more rows of the pixel array, the activation of which writes the image data to pixels in the two or more rows of the pixel array (608).

FIG. 6

Published: — with international search report (Art. 21(3))

Declarations under Rule 4.17:
— of inventorship (Rule 4.17(iv))
TERNARY ADDRESSABLE SELECT SCANNER

RELATED APPLICATION

[0001] This application claims the benefit of and priority to U.S. Provisional Application No. 62/069,973, filed on October 29, 2014, the entire teachings of which are incorporated by reference herein.

BACKGROUND OF THE INVENTION

[0002] Vertical scanning of an LCD (Liquid Crystal Display) relates to providing image data to an LCD pixel array. Vertical scan rate refers to the number of times, per unit time, that an LCD pixel array is refreshed (i.e., redrawn). Vertical scanning can be implemented with a shift register-based scanner or an addressable scanner.

[0003] A shift register-base scanner selects each row sequentially, from top-to-bottom or from bottom-to-top. The order of the row selection does not change - only the direction of the sequential section may change.

[0004] An addressable scanner provides more flexibility with image construction, since each row can be selected independently. This feature allows the LCD to do a "line copying" function, in which the video data on one row can be "copied" to other rows in a short period of time. This is useful when the same data is to be written, within tight timing constraints, to many rows.

[0005] The copying function relies on storing the video voltage on the column capacitance, and turning on the copied rows one-by-one. Due to leakage that may be associated with the column capacitance, the stored video voltage may change over the time it takes to write to multiple rows. Such a voltage change may result in the rows that are copied later appearing lighter than the rows that are copied earlier.

SUMMARY OF THE INVENTION

[0006] The described embodiments combine the LCD row addressable driving scheme described above with ternary addressing, which allows multiple rows to be turned on at one time. This feature facilitates writing the same data to multiple rows simultaneously. Each row
completes the horizontal scanning, and the rows have the same voltage and no difference in appearance.

[0007] In one aspect, the invention is a method of writing image data to a pixel array, including decoding an address and activating, based on the decoded address, two or more row selection signals. The address may be a ternary address having at least one trit. The decoding may be performed by a row selection decoder. The method may further include providing the two or more row selection signals to the pixel array to select two or more rows of the pixel array, the activation of which writes the image data to pixels in the two or more rows of the pixel array.

[0008] One embodiment further includes preventing the at least one trit from occupying the least significant bit position of the address. Another embodiment further includes using the image data for one or more border rows of an image to be displayed on the pixel array.

[0009] In one embodiment, the image is an inset image of a first resolution to be instantiated within an pixel array having a second resolution. The second resolution may be greater than the first resolution. In another embodiment, the image data depicts black border rows of the image.

[0010] One embodiment further includes writing the one or more border rows of the image during a vertical retrace time associated with the image to be displayed on the pixel array.

[0011] Another embodiment further includes providing mask information associated with at least one bit position of the address, wherein the masking data indicates which one of either a binary input or a trit occupies the bit position of the address.

[0012] In one embodiment, when the masking data is in a first state, the binary input occupies the bit position of the address, and when the masking data is in a second state, the trit occupies the bit position of the address. In another embodiment, the masking data indicates two or more bit positions of the address separately, such that the masking data specifies each bit position independent of other bit positions. In yet another embodiment, the masking data indicates two or more bit positions of the address with a common indication, such that the common indication specifies all of the two or more bit positions as being the same.

[0013] In another aspect, the invention is an apparatus for displaying an image, including a pixel array, a row selection decoder configured to decode an address and activate, based on
the decoded address, two or more row selection signals, the address being a ternary address having at least one trit. The two or more row selection signals may be provided to the pixel array to select two or more rows of the pixel array, the selection of which writes the image data to pixels in the two or more rows of the pixel array.

BRIEF DESCRIPTION OF THE DRAWINGS

[0014] The foregoing will be apparent from the following more particular description of example embodiments of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating embodiments of the present invention.

[0015] FIG. 1 shows an example alternating LCD pixel voltage that may produce a black or dark pixel.

[0016] FIG. 2 illustrates how a line copy feature may be used to quickly write multiple black lines.

[0017] FIG. 3 is a simple example, according to one embodiment of the invention, of an array of pixels.

[0018] FIG. 4 is a SVGA display with a VGA inset image.

[0019] FIG. 5 is a SVGA display similar to the display shown in FIG. 3, with the VGA inset image situated in a different position within the SVGA display.

[0020] FIG. 6 illustrates one embodiment of a method of writing image data to a pixel array.

DETAILED DESCRIPTION OF THE INVENTION

[0021] A description of example embodiments of the invention follows.

[0022] Recently developed micro-displays can provide large-format, high resolution color pictures and streaming video in a very small form factor. One application for such displays can be integrated into a wireless headset computer worn on the head of the user with a display within the field of view of the user, similar in format to eyeglasses, audio headset or video eyewear. A "wireless computing headset" device includes one or more small high-resolution micro-displays and optics to magnify the image. The WVGA micro-displays can provide super video graphics array (SVGA) (800 x 600) resolution or extended graphic arrays (XGA) (1024 x 768) or even higher resolutions. A wireless computing headset contains one

[0023] To provide flexibility with image construction, vertical scanning for a microdisplay may be performed with the fully-addressable row selection technique described herein. Each pixel row of the microdisplay may be represented by a binary address. The row address bits may be shifted in serially during the previous row and are decoded to turn on the associated row in the vertical select scanner.

[0024] One application of the row addressable scheme is "line copying," which enables the microdisplay to operate with video formats smaller than the native resolution of the microdisplay. When the smaller video format image is centered in the microdisplay, a certain number of unused pixels will exist above and below the image, and at the left and right borders of the image. The unused pixels are driven to black, to create a black border about the perimeter of the image.

[0025] The left and right black borders may be generated by including black pixels in the input video stream, while the display's line copying feature supports an efficient method to generate top and bottom black borders. As described elsewhere herein, line copying refers to taking the video data from one row of the microdisplay, and duplicating that video data on one or more other rows. A line copy operation can be accomplished in less than the normal horizontal scan time, because it is not necessary to scan in the complete line.

[0026] In line copying mode, the horizontal scanning circuits are disabled and the video data of the previous row is preserved on the column line capacitances. The address decoder and row selection operate normally to transfer the stored data to the pixels of the selected rows.

Row Inversion
For an LCD display, high transmission (i.e., a light or white appearance) occurs with zero voltage applied to an LCD pixel and low transmission (i.e., a dark or black appearance) with either positive or negative voltage applied to the pixel. Therefore, an LCD pixel may be driven to black by applying either a positive or negative voltage to the LCD pixel.

Generally, LCD displays do not work well with direct current (DC) voltages. Driving an LCD display pixel at a steady state non-zero DC voltage may damage the display pixel by, for example, causing contaminants to plate on one side or the other of the associated LC cell. In order to prevent damage, the voltage applied to the LCD is generally alternated (i.e., flipped back and forth) between high-black and low-black, to preserve a DC voltage on the pixel that is at or near zero when averaged over time. FIG. 1 illustrates an example alternating LCD pixel voltage signal 102 that could produce a black or dark pixel. In this example, a square wave is shown, although other alternating waveforms may also be used. Preserving a time-average zero voltage on an LCD pixel may be referred to as "establishing DC restore."

One way to establish DC restore is to use a row inversion scheme, in which each row exhibits a polarity opposite that of the adjacent rows. The polarity must also be inverted with each frame. FIG. 2 illustrates how the line copy feature may be used to quickly write multiple black lines. After writing a black line with the normal timing 202 for active rows, several copy operations are performed with short row timing 204. These copied rows will all have the same polarity, so they are spaced apart by an even number of rows to preserve row inversion. Another set of black rows may then be written with the opposite polarity, followed by another sequence of copy operations.

Ternary Logic

Ternary logic is an extension of binary Boolean logic. A ternary digit (also referred to herein as a "trit") is used to specify the allowed states of a binary Boolean variable. The trit "X" indicates that the bit can be either a binary 0 or a binary 1. The following example shows the differences between binary addressing and ternary addressing.

A binary address encodes a single value, as shown below:

0000 → 0
0001 → 1
0010 → 2
0011 → 3
A ternary address, on the other hand, encodes sets of values

\[
\begin{align*}
00X0 & \rightarrow 0000, 0010 \rightarrow \{0, 2\} \\
X0X1 & \rightarrow 0000, 0010, 1000, 1010 \rightarrow \{1, 3, 9, 11\}
\end{align*}
\]

As the example above demonstrates, it is possible to represent a set of values using a single ternary address. When each value designates a row of an LCD array, a single ternary address may be used to designate a set of LCD rows. The size of a ternary set is equal to \(2^N\), where \(N\) is the number of X's (i.e., trits) in the ternary address.

Selection of Multiple Rows Using Ternary Addressing

In a standard row addressing scheme, a row address input to the address decoder turns on one particular row of the display, one row at a time. Combining the row addressable scheme and ternary logic allows multiple rows to be selected with one input address. In ternary addressable scheme, a ternary address with trits is sent to the decoder, resulting in a set of row designations that will turn on multiple rows simultaneously.

The number of trits in the input ternary address depends on the number of rows to be selected. For example, if two rows are to be selected simultaneously, the ternary address will contain one trit. If four rows are to be selected simultaneously, the ternary address will contain two trits.

LCD row inversion scheme (described above) requires that even and odd rows have opposite polarity. Therefore, a trit cannot be in the LSB position of the ternary row address. This allows adjacent rows to have alternate polarity.

The multiple row selection by ternary addressing can be applied to displays of any resolution (the resolution determines the number of bits in the row address). The following example demonstrates multi-row selection with a 4-bit address.

\(A_3A_2A_1A_0\) represents an example input address. Any bit can be replaced with a trit except for the LSB (\(A_0\)), which needs to remain a purely binary value to enable the row inversion capability. With one trit at \(A_1\), the ternary address is \(A_3A_2X_1A_0\). Each address represents a set of two rows that will turn on simultaneously, as shown in Table 1.

<table>
<thead>
<tr>
<th>A3</th>
<th>A2</th>
<th>X1</th>
<th>A0</th>
<th>Row Set</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>X</td>
<td>0</td>
<td>{0,2}</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>X</td>
<td>1</td>
<td>{1,3}</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>0</td>
<td>{4,6}</td>
</tr>
</tbody>
</table>
With two Xs at $A_i$ and $A_2$ positions, the ternary address is $A_3X_2X_iA_0$. Each address represents a set of four rows that will turn on simultaneously, as shown in Table 2.

<table>
<thead>
<tr>
<th>$A_3$</th>
<th>$X_2$</th>
<th>$X_i$</th>
<th>$A_0$</th>
<th>Row Set</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>${0,2,4,6}$</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>${1,3,5,7}$</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>${8,10,12,14}$</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>${9,11,13,15}$</td>
</tr>
</tbody>
</table>

Table 2

FIG. 3 illustrates a simple example, according to one embodiment of the invention, of an array of pixels 302, to which video data signals 304a through 304e is presented by column selection decoder 306 and to which row selection signals 308a through 308d are presented by row selection decoder 310. It should be understood that while only five video data signals 304a through 304e are shown for this example, the column selection decoder 306 may generate more video data signals in other embodiments. Likewise, while only four row selection signals 308a through 308d are shown for this example, the row selection decoder 310 may generate more row selection signals in other embodiments.

In one embodiment, the Row selection decoder 310 and the column selection decoder may be implemented by hardware logic, e.g., on an integrated circuit or gate array, or in encoded logic, or by other techniques known in the art for implementing a decoder.

The row selection decoder 310 receives row select address 312, and decodes the row select address 312 to activate one or more of the row selection signals 308a through 308d. The selection signals facilitate writing the video data 304a through 304e to selected rows of pixels 302. When a particular selection signal is activated, that signal causes the associated video data to be stored on a storage element (e.g., a capacitor) within the pixel.

The row selection decoder 310 may decode a purely binary value of the row select address 312 to select one of the row selection signals 308. For example, a row select address of 0000 may select row selection signal 308a, a row select address of 0001 may select row...
selection signal 308b, a row select address of 0010 may select row selection signal 308c, and a row select address of 0011 may select row selection signal 308d.

[0044] The row selector 310 may decode a ternary value of the row select address 312 to simultaneously select two or more of the row selection signals 308a through 308d, as described herein in the examples depicted in Table 1 and Table 2. The row selector 310 interprets a trit in a position of the ternary row select address 312 as being both binary states in that position simultaneously, thus designating multiple row selections. As described herein, a trit in one position of the row select address 312 designates two row selections, a trit in each of two positions of the address designates four row selections, a trit in each of three positions of the address designates eight row selections and so on.

Inset Image Applications

[0045] In many cases of display operation, rows are selected sequentially from top to bottom or bottom to top, with some number of inactive rows during a vertical retrace interval. An inset image can be used for a display to operate with video formats smaller than its native resolution, while the border is written to black. In such operation, a fixed number of unused lines must fit into the smaller retrace time of the small video format.

[0046] Consider the following example of an SVGA 402 (800x600) display with a VGA 404 (640×480) video input operating in row inversion, shown in FIG. 4. The VGA inset image is surrounded by black borders on all sides. The inset image may also move around with different sized borders on top and bottom, as shown in the example of FIG. 5.

[0047] The 60 Hz VESA VGA format requires 45 lines of vertical retrace. The 120 unused lines (i.e., the top and bottom borders) need to fit into 45 VGA lines time.

[0048] There are two ways to achieve this. First, as described above, the unused lines can be written individually, but in less than the native row time, using the line copying function. Second, the unused lines can be written simultaneously in the native row time.

[0049] Using the line copying approach, a group of four unused rows can be written to black within 1.5 times the native VGA row time. With the inversion constraint, the rows in a group have to be spaced apart by an even number of rows, so that alternate rows can have opposite polarity. The first row of a group is written black in a full row time - that row completes the horizontal scanning. The remaining three rows are copied with only 17 percent of the full row time.
One drawback of the line copying approach is that the copying function relies on storing the video voltage on the column capacitance, and that the rows are turned on (i.e., written) one by one. Any drop of the video voltage, caused by leakage over time, may make the rows that are copied later appear lighter than the rows which are copied earlier.

With the ternary addressing scheme, multiple rows can be written simultaneously in a full native row time. Therefore, each row will complete the horizontal scanning, and the unused rows will have the same voltage and no difference in appearance. To write 120 rows in the 60Hz VGA VESA retrace time, an unused row needs to be at least \(120/45 = 2.67\times\) shorter than a full row time. An SVGA display can utilize the ternary addressable logic with one or two trits, allowing up to four rows to be selected simultaneously.

**Implementation**

A 10-bit address is needed for the example display of SVGA up to SXGA resolution. The address is represented by \(A_9A_8 A_7A_6A_5A_4 A_3A_2A_1A_0\).

One or both of the 2\(^{nd}\) and 3\(^{rd}\) LSB positions \((A_2, A_i)\) may be replaced by trits to enable a selection of a group of two or four rows. Three example ternary configurations are possible:

- **Example 1:** \(A_9A_8 A_7A_6A_5A_4 A_3A_2X1A_0 \rightarrow \) select two rows at a time, two rows apart
- **Example 2:** \(A_9A_8 A_7A_6A_5A_4 A_3X2A1A0 \rightarrow \) select two rows at a time, four rows apart
- **Example 3:** \(A_9A_8 A_7A_6A_5A_4 A_3X2X1A0 \rightarrow \) select four rows at a time, two rows apart

A mask address is used for the select scanner to recognize the location of Xs in the ternary addresses. A mask bit M can be applied to any bit position in the address, and functions as a selector control to "choose" whether the bit position takes on a particular binary value or a trit. The operation is described in Table 3. When M is 0, the address bit position takes on the value of the input binary address bit A. When M is 1, the address bit position is a trit X.

<table>
<thead>
<tr>
<th>Mask M</th>
<th>Address Bit A</th>
<th>Address Bit Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>X</td>
</tr>
</tbody>
</table>
To turn on four rows, for example rows {0, 2, 4, 6}, the binary address input can be any of the four row addresses 0 or 2 or 4 or 6. Mask bits $M_i$ and $M_2$ are applied to $A_i$ and $A_2$, resulting in ternary address 00 0000 0XX0.

<table>
<thead>
<tr>
<th>Binary Address</th>
<th>bit9</th>
<th>bit8</th>
<th>bit7</th>
<th>bit6</th>
<th>bit5</th>
<th>bit4</th>
<th>bit3</th>
<th>bit2</th>
<th>bit1</th>
<th>bit0</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mask Address</th>
<th>bit9</th>
<th>bit8</th>
<th>bit7</th>
<th>bit6</th>
<th>bit5</th>
<th>bit4</th>
<th>bit3</th>
<th>bit2</th>
<th>bit1</th>
<th>bit0</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ternary Address</th>
<th>bit9</th>
<th>bit8</th>
<th>bit7</th>
<th>bit6</th>
<th>bit5</th>
<th>bit4</th>
<th>bit3</th>
<th>bit2</th>
<th>bit1</th>
<th>bit0</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td></td>
<td>0</td>
<td>{0,2,4,6}</td>
</tr>
</tbody>
</table>

Table 4

Masking by a Single Control bit

For applications that only need a fixed number of multiple-row enables, all the mask bits can be tied to a single control bit $M$ which applies to certain positions in the input row address. Two possible configurations are:

1) Individual row selection with no masking, and
2) Multi-row selection with masking.

For individual row selection, no masking is applied and $X_1 = A_1$ and $X_2 = A_2$. 

<table>
<thead>
<tr>
<th>Binary Address</th>
<th>$A_9$</th>
<th>$A_8$</th>
<th>$A_7$</th>
<th>$A_6$</th>
<th>$A_5$</th>
<th>$A_4$</th>
<th>$A_3$</th>
<th>$A_2$</th>
<th>$A_1$</th>
<th>$A_0$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mask Address</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Ternary Address</td>
<td>$A_9$</td>
<td>$A_8$</td>
<td>$A_7$</td>
<td>$A_6$</td>
<td>$A_5$</td>
<td>$A_4$</td>
<td>$A_3$</td>
<td>$A_2$</td>
<td>$A_1$</td>
<td>$A_0$</td>
</tr>
</tbody>
</table>

Table 5

To select four rows at a time with two rows apart (refer to the previously described configuration of Example 3, with a fixed number of four-row enables), mask
positions M1 and M2 may be tied together (i.e., M1 = M2 = M), so that X1 and X2 are both X. The operation can be shown below:

<table>
<thead>
<tr>
<th>Binary Address</th>
<th>A9</th>
<th>A8</th>
<th>A7</th>
<th>A6</th>
<th>A5</th>
<th>A4</th>
<th>A3</th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mask Address</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Ternary Address</td>
<td>A9</td>
<td>A8</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>A4</td>
<td>A3</td>
<td>X</td>
<td>X</td>
<td>A0</td>
</tr>
</tbody>
</table>

Table 6

[0059] FIG. 6 illustrates one embodiment of a method of writing image data to a pixel array. A ternary address with at least one trit is received 602. The address is decoded using a row selection decoder as described herein. The row selection decoder activates 606 two or more row selection signals based on the decoded address. The row selection decoder provides 608 the two or more row selection signals to the pixel array to select two or more rows of the pixel array. The activation of the selection signals writes the image data to pixels in the two or more rows of the pixel array.

[0060] While this invention has been particularly shown and described with references to example embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the scope of the invention encompassed by the appended claims.
CLAIMS

What is claimed is:

1. A method of writing image data to a pixel array, comprising:
   by a row selection decoder, decoding an address and activating, based on the decoded address, two or more row selection signals, the address being a ternary address having at least one trit;
   providing the two or more row selection signals to the pixel array to select two or more rows of the pixel array, the activation of which writes the image data to pixels in the two or more rows of the pixel array.

2. The method of claim 1, further including preventing the at least one trit from occupying the least significant bit position of the address.

3. The method of claim 1, further including using the image data for one or more border rows of an image to be displayed on the pixel array.

4. The method of claim 3, wherein the image is an inset image of a first resolution to be instantiated within an pixel array having a second resolution, the second resolution being greater than the first resolution.

5. The method of claim 3, wherein the image data depicts black border rows of the image.

6. The method of claim 3, further including writing the one or more border rows of the image during a vertical retrace time associated with the image to be displayed on the pixel array.

7. The method of claim 1, further including providing mask information associated with at least one bit position of the address, wherein the masking data indicates which one of either a binary input or a trit occupies the bit position of the address.

8. The method of claim 6, wherein when the masking data is in a first state, the binary input occupies the bit position of the address, and when the masking data is in a second state, the trit occupies the bit position of the address.
9. The method of claim 6, wherein the masking data indicates two or more bit positions of the address separately, such that the masking data specifies each bit position independent of other bit positions.

10. The method of claim 6, wherein the masking data indicates two or more bit positions of the address with a common indication, such that the common indication specifies all of the two or more bit positions as being the same.

11. An apparatus for displaying an image, comprising:
   a pixel array;
   a row selection decoder configured to decode an address and activate, based on the decoded address, two or more row selection signals, the address being a ternary address having at least one trit;
   the two or more row selection signals provided to the pixel array to select two or more rows of the pixel array, the selection of which writes the image data to pixels in the two or more rows of the pixel array.

12. The apparatus of claim 1, wherein the at least one trit is excluded from the least significant bit position of the address.

13. The apparatus of claim 1, wherein the image data is used for one or more border rows of an image to be displayed on the pixel array.

14. The apparatus of claim 1, wherein the image is an inset image of a first resolution to be instantiated within an pixel array having a second resolution, the second resolution being greater than the first resolution.

15. The apparatus of claim 1, wherein the image data depicts black border rows of the image.

16. The apparatus of claim 1, wherein the selection of two or more rows of the pixel array occurs during a vertical retrace time associated with the image to be displayed on the pixel array.

17. The apparatus of claim 1, wherein the row selection decoder is further configured to receive mask information associated with at least one bit position of the address,
wherein the masking data indicates which one of either a binary input or a trit occupies the bit position of the address.

18. The apparatus of claim 17, wherein when the masking data is in a first state, the binary input occupies the bit position of the address, and when the masking data is in a second state, the trit occupies the bit position of the address.

19. The apparatus of claim 17, wherein the masking data indicates two or more bit positions of the address separately, such that the masking data specifies each bit position independent of other bit positions.

20. The apparatus of claim 17, wherein the masking data indicates two or more bit positions of the address with a common indication, such that the common indication specifies all of the two or more bit positions as being the same.
VGA 640 x 480

FIG. 4
Receive address; the address is a ternary address with at least one trit

Decode the ternary address with a row selection decoder

Activate, based on the decoded address, two or more row selection signals

Provide the two or more row selection signals to the pixel array to select two or more rows of the pixel array; the activation of the selection signals writes the image data to pixels in the two or more rows of the pixel array

FIG. 6
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

ADD . G09G3/36

According to International Patent Classification (IPC) or to both national classification and IPC.

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronis database consulted during the international search (name of data base and, where practicable, search terms used)
EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 6 300 924 BI (MARKAND EY VI SHAL [US] ET AL) 9 October 2001 (2001-10-09) col umns 1, 3, 6, 7; figures 1, 2b</td>
<td>1-20</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C. See patent family annex.

Date of the actual completion of the international search 11 January 2016
Date of mailing of the international search report 18/01/2016

Form PCT/ISA/210 (second sheet) (April 2000)
<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Patent document cited in search report</td>
<td>Publication date</td>
<td>Patent family member(s)</td>
</tr>
<tr>
<td>--------------------------------------</td>
<td>------------------</td>
<td>--------------------------</td>
</tr>
<tr>
<td>US 6300924</td>
<td>09-10-2001</td>
<td>NON</td>
</tr>
<tr>
<td>Wo 2014010313</td>
<td>16-01-2014</td>
<td>US 2014010313 Al</td>
</tr>
<tr>
<td>Wo 2006038187 Al</td>
<td>13-04-2006</td>
<td>NON</td>
</tr>
</tbody>
</table>