#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

# (19) World Intellectual Property Organization

International Bureau

# (43) International Publication Date 8 April 2010 (08.04.2010)





# (10) International Publication Number WO 2010/038630 A1

- (51) International Patent Classification: *G11C 29/04* (2006.01)
- (21) International Application Number:

PCT/JP2009/066321

(22) International Filing Date:

11 September 2009 (11.09.2009)

(25) Filing Language:

English

(26) Publication Language:

English

ΙP

- (30) Priority Data: 2008-254100 30 September 2008 (30.09.2008)
- (71) Applicant (for all designated States except US): SEMI-CONDUCTOR ENERGY LABORATORY CO., LTD. [JP/JP]; 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): OHMARU, Takuro [JP/JP]; c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD., 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP). ATSUMI, Tomoaki. SAITO, Toshihiko.
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report (Art. 21(3))

# (54) Title: SEMICONDUCTOR MEMORY DEVICE

FIG. 1



(57) Abstract: Easy and fast memory access with correcting defects is to be realized. In a spare memory in a semiconductor memory device, a redundant memory cell array that stores the number of correcting defects is provided. When a signal from the outside is received, the signal is switched to the redundant memory cell array, and the number of correcting defects is judged. Then, based on the result of the judgment, it is determined the judgment of a defective memory cell is continued or the judgment is finished to write data to a main memory cell. By providing the redundant memory cell array that stores the number of correcting defects, a state of correcting defects can be observed fast in such a manner.



#### DESCRIPTION

1

## SEMICONDUCTOR MEMORY DEVICE

#### 5 TECHNICAL FIELD

[0001]

The technical field relates to a defect correcting technology in a semiconductor memory device.

#### **BACKGROUND ART**

10 [0002]

In recent years, the yield of memory cells tends to decrease due to an increase and a complexity of manufacturing steps with an increase in the capacity of a semiconductor memory device. Thus, various kinds of a defect correcting technology for a memory cell array including a defective memory cell in order to improve the yield of a semiconductor memory device itself has been suggested.

[0003]

15

20

25

30

For example, a technology for correcting a defect, by replacing a memory cell which is determined to be defective by a redundant circuit provided in the semiconductor memory device with a spare cell has been suggested (for example, see Patent Document 1).

[0004]

In addition, a technology for correcting a defect by replacing a defect generated in a DRAM (dynamic random access memory) in a semiconductor memory device with a RAM portion for redundancy in a LSI for correcting defects installed in the semiconductor memory device has been suggested (for example, see Patent Document 2).

[Reference]

[0005]

[Patent Document 1] Japanese Published Patent Application No. 2006-107583

[Patent Document 2] Japanese Published Patent Application No. H8-16486

#### DISCLOSURE OF INVENTION

[0006]

However, since detecting addresses of a defective memory cell and an unused spare memory is needed to correct a defect, the number of access to a memory is increased with an increase of a memory capacity and it makes time for access to the memory longer. Further, a structure of a control circuit is enlarged with an increase of the memory capacity.

2

[0007]

5

10

15

20

25

30

In view of the above problems, it is an object to realize easy and fast access to a memory without enlargement of a structure of a control circuit.

[8000]

An embodiment of the present invention is a semiconductor memory device provided with a redundant memory cell array which stores the number of correcting defects in a spare memory. When a signal is received from the outside, the signal is switched to the redundant memory cell array, and the number of correcting defects is judged. Then, based on the result of the judgment, the judgment of a defective memory cell is continued or the judgment is finished to write data to a main memory cell.

[0009]

One embodiment is a semiconductor memory device including a first memory cell array including a plurality of memory cell capable of electrical writing and reading, a second memory cell array including a plurality of a redundant memory cell, and a control circuit; the second memory cell array having a first region including a redundant memory cell which stores the number of correcting writing defects and a second region including a redundant memory cell which stores an address of a defective memory cell.

[0010]

Here, the control circuit accesses the first region, to judge the number of correcting defects, and determines whether to access the second region or not depending on a result of the judgment.

[0011]

The second memory cell array may have a third region including a redundant memory cell which replaces a defective memory cell.

[0012]

This semiconductor memory device may include a memory cell which stores normal writing.

[0013]

The semiconductor memory device can be applied to a DRAM, an SRAM, a mask ROM, a PROM, an EPROM, an EEPROM, a flash memory, and the like.

[0014]

5

10

15

20

25

30

In the semiconductor memory device, an address of a defective memory cell is judged in accordance with the number of correcting defects. Therefore, easier and faster operation can be realized. In addition, the operation can be applied to a high-capacity memory.

[0015]

Further, the reliability of a semiconductor memory device can be evaluated by monitoring the number of correcting defects.

#### BRIEF DESCRIPTION OF DRAWINGS

[0016]

In the accompanying drawings;

FIG. 1 is a block diagram illustrating a structure of a semiconductor memory device;

FIG. 2 is a flow chart illustrating procedures when a controlling process of a redundant memory is executed;

FIG. 3 is a flow chart illustrating procedures when a controlling process of a redundant memory is executed;

FIG. 4 is a memory map diagram of a memory cell array;

FIG. 5 is a memory map diagram of a memory cell array;

FIG. 6 is a memory map diagram of a memory cell array;

FIG. 7 is a memory map diagram of a memory cell array;

FIG. 8 is a memory map diagram of a memory cell array;

FIG. 9 is a memory map diagram of a memory cell array;

FIG. 10 is a memory map diagram of a memory cell array;

FIG. 11 is a block diagram illustrating a structure of a semiconductor device;

FIG. 12 illustrates an example of a mask layout of a semiconductor memory

device; and

FIG. 13 is a circuit diagram of memory cell of a semiconductor memory device.

#### BEST MODE FOR CARRYING OUT THE INVENTION

5 [0017]

Embodiments of the invention disclosed hereinafter with reference to the drawings. Note that the invention is not limited to the following description, and those skilled in the art can easily understand that modes and details of the invention can be changed in various ways without departing from the purpose and the scope of the invention. Therefore, it should be noted that the present invention should not be interpreted as being limited to the following description of the embodiments.

[0018]

10

15

20

25

30

(Embodiment 1)

In this embodiment, an example of a semiconductor memory device and a technology for correcting defects in the semiconductor memory device will be described.

[0019]

First, an example of a structure of a semiconductor memory device will be described with reference to FIG. 1. Here, FIG. 1 is a circuit block diagram of the semiconductor memory device according to this embodiment. As shown in FIG. 1, the semiconductor memory device includes a memory cell array 100, and a reading driver 101 and a redundant control circuit portion 102 which are around the main memory cell array 100.

[0020]

The memory cell array 100 includes a main memory cell 110, a spare memory cell, and a memory cell 114 for preventing additional writing. Note that the spare memory cell is provided with a memory cell 111 for a redundant function, a memory cell 112 for redundant judgment, and a memory cell 113 for replacement.

[0021]

Input data is written in the main memory cell 110 and the memory cell 113 for replacement. The memory cell 111 for a redundant function stores the number of correcting defects. The memory cell 112 for redundant judgment stores an address of a

defective memory cell and an access-forbidden address. The memory cell 114 for preventing additional writing stores normal writing of input data to the main memory cell 110 or the memory cell 113 for replacement.

[0022]

5

10

15

20

25

30

A memory cell of the spare memory and the memory cell 114 for preventing additional writing include a nonvolatile memory which retains stored data even when the power is turned off. Note that a memory which is a kind of nonvolatile memory and has a plurality of memory cells that can be written only once is preferable from an aspect of security because data in the nonvolatile memory is difficult to be falsified.

[0023]

The redundant control circuit portion 102 includes a redundancy controlling circuit 120, a redundancy comparator circuit 121, and a redundancy latch circuit 122. [0024]

Subsequently, an example of writing operation of the semiconductor memory device will be described with reference to FIGS. 2 and 3. Here, FIG. 2 is a flow chart illustrating procedures when a controlling process of a redundant memory is executed. In FIG. 2, the reference numeral following "S" illustrates each step in the flow chart. [0025]

In Step S201, the controlling process of a redundant memory starts when a memory access start signal is received from the outside. First, a signal is switched from the main memory cell 110 to the memory cell 111 for a redundant function by the redundancy controlling circuit 120.

[0026]

In Step S202, the data which is stored in the memory cell 111 for a redundant function, the memory cell 112 for redundant judgment, and the memory cell 114 for preventing additional writing is read. Processes in Step S202 are described with reference to FIG. 3.

[0027]

FIG. 3 is a flow chart illustrating a procedure when Step S202 in FIG. 2 is executed if the maximum correcting number is n. In FIG. 3, the reference numeral following "S" illustrates each step in the flow chart.

[0028]

In Step S301, the memory cell 111 for a redundant function is read and an address and data of the memory cell is kept in a register in the redundancy latch circuit 122.

[0029]

5

10

15

20

25

30

Then, when an address signal is received from outside, an access word of the main memory cell 110 is specified. After that, a signal is switched from the main memory cell 110 to the memory cell 112 for redundant judgment by the redundancy controlling circuit 120.

[0030]

In Step S302, the number of correcting defects is judged by the data read from the memory cell 111 for a redundant function. The process proceeds to Step S304 when there is no memory cell stored data in the memory cell 111 for a redundant function; that is, when the number of correcting defects is zero. On the other hand, the process proceeds to Step S303 when there is one or more memory cells stored data in the memory cell 111 for a redundant function, that is, when the number of correcting defects is one or more.

[0031]

In Step 303, the number of bit addresses corresponding to the access word of the memory cell 112 for redundant judgment (hereinafter such a bit address is referred to as a "corresponding bit address" as appropriate) is read as many as the number of bits corresponding to the number of correcting defects. Then, the address and data of the memory cell are kept in the register in the redundancy latch circuit 122. This Step S303 is referred to as a judgment for a defective word address.

[0032]

In step S304, the memory cell 114 for preventing additional writing corresponding to the access word is read. Then, the address and data of the memory cell are kept in the register in the redundancy latch circuit 122. This Step S304 is referred to a judgment for preventing additional writing.

[0033]

Next, in Step S203 to S207 in FIG. 2, the results of the judgment of the number of correcting defects, the judgment of a defective word address, and the judgment for preventing additional writing which are kept in the register in the redundancy latch

circuit 122 are read. Then, a state of the circuit is determined. [0034]

First, in Step S203, whether the memory cell 114 for preventing additional writing corresponding to the access word stores data or not is judged. When the memory cell 114 for preventing additional writing corresponding to the access word stores data, in other words, when the access word is an additional writing prevention word, the process proceeds to Step S204, and a controlling process of redundant memory is finished. On the other hand, when the access word is not an additional writing prevention word, the process proceeds to Step S205.

10 [0035]

5

In Step S205, whether the corresponding bit address of the memory cell 112 for redundant judgment stores data or not is judged. When data is stored, the process proceeds to Step S206. On the other hand, when data is not stored, the process proceeds to Step S207.

15 [0036]

Note that the data stored in the corresponding bit address of the memory cell 112 for redundant judgment means that a defect in an access word is corrected and word address of the memory cell 113 for replacement is allocated to an access word.

[0037]

20

30

In Step S206, an address signal is transmitted to the memory cell 113 for replacement and data writing is executed.

[0038]

On the other hand, in Step S207, an address signal is transmitted to the main memory cell 110 and data writing is executed.

25 [0039]

In Step S208, the data is read from a memory cell immediately after writing data and the comparison between the read data and the expected value is executed in the redundancy comparator circuit 121. As the result of the comparison between the read data and the expected value, the process proceeds to Step S209 when the data does not match the expected value, that is, a defective memory is detected. On the other hand, the process proceeds to Step S210 when a defective memory is not detected.

[0040]

8

In Step S209, data is stored in the memory cell 111 for a redundant function corresponding to the number of correcting defects. Note that, when the entire memory cell 111 for a redundant function stores data, the data is not stored.

[0041]

5

10

15

20

25

30

Subsequently, data is stored in a bit address corresponding to a word address where a defect occurs of the memory cell 112 for redundant judgment. Note that, if the entire memory cell 111 for a redundant function already stores data, the data is stored in a final word of the memory cell 112 for redundant judgment (hereinafter the final word is referred to as an "access-forbidden memory cell"). Thus, a series of writing operations is finished.

[0042]

The memory cell 113 for replacement is prepared in order to correct a memory cell in which writing is failed. However, when the number of failure of writing is more than the number of words of the memory cell 113 for replacement, that is, when the memory cell 111 for a redundant function cannot store data because the entire memory cell 111 for a redundant function already stores data, correcting the memory cell is impossible. Since such a memory cell in which it is impossible to correct defects stores imperfect data, it is inappropriate to use the memory cell.

[0043]

Therefore, if data is stored in an access-forbidden memory cell, access (writing and reading) to a memory cell having a word address of the main memory cell 110 corresponding to a bit address storing the data is forbidden afterwards.

[0044]

On the other hand, in Step S210, the memory cell 114 for preventing additional writing is accessed and data that writing is normally completed is stored. Thus, a series of writing operations is finished.

[0045]

As described above, in the writing operation of the semiconductor memory device, a defect is judged by access to each circuit of the spare memory after a memory access start signal is received from the outside. According to the result of the judgment, it is determined which memory cell is to be accessed: the main memory cell 110 or the memory cell 113 for replacement. Therefore, there is no need to access to

the entire memory cell and easy and fast access the memory cell is possible even if the capacity of the memory cell is increased.

[0046]

5

10

15

20

25

30

In the semiconductor memory device, a memory access start signal is received from the outside, and after that, the number of correcting defects is read. When the number of correcting defects is zero, faster operation can be realized because there is no need to access the memory cell 112 for redundant judgment in the subsequent judgment for defects. When the number of correcting defects is one or more, the corresponding bit address as many as the number of bits corresponding to the number of correcting defects may be read. In addition, if the number of correcting defects achieves the upper limit, failure of writing can be prevented by switching the memory access start signal to another device, and the like.

[0047]

In addition, the reliability of the semiconductor memory device can be evaluated by monitoring the number of correcting defects.

[0048]

Further, in the semiconductor memory device, only access to the memory cell 111 for a redundant function and the corresponding bit address of the memory cell 112 for redundant judgment is necessary in order to obtain a state of defect correction. Therefore, a state of defect correction can be observed faster than the case of accessing the entire memory cell 112 for redundant judgment [0049]

Furthermore, in the semiconductor memory device, the memory cell in which writing is normally completed is protected while access (writing and reading) to the memory cell in which it is impossible to correct a defect is forbidden. Accordingly, the reliability of the semiconductor memory device can be improved.

[0050]

Then, specific examples of a technology for correcting defects in the semiconductor memory device will be described with reference to the following cases (1) to (8) and FIG. 4 to FIG. 8.

[0051]

FIG. 4 illustrates an example of a memory map of the memory cell array 100 in

FIG. 1. The memory cell array in FIG. 4 is provided with a main memory cell 401 having a size of  $32 \times 32$ , a memory cell 402 for redundant function having a size of  $1 \times 4$ , a memory cell 403 for redundant judgment having a size of  $4 \times 32$ , an access-forbidden memory cell 404 having a size of  $1 \times 32$ , a memory cell 405 for replacement having a size of  $4 \times 32$ , and a memory cell for preventing additional writing 406 having a size of  $36 \times 1$ .

[0052]

5

10

15

20

25

30

First, description is made on the case (1) where writing on a twenty-fifth bit is failed after a third word is specified by an address signal. Note that FIG. 4 is a memory map when the address signal is received.

[0053]

As described above, when the semiconductor memory device receives a signal from the outside, the judgment of the number of correcting defects, the judgment of a defective word address, and the judgment of preventing additional writing are executed. [0054]

In FIG. 4, (i) when the memory cell 402 for redundant function is read, data is not stored. Therefore, the result of the judgment is that the number of correcting defects is zero in advance, and the result of the judgment is kept in a register.

[0055]

Next, (ii) when a third bit that is the corresponding bit address of the memory cell 403 for redundant judgment is read, data is not stored. Therefore, the result of the judgment is that correcting a defect is not executed to the third word of the main memory cell 401, and the result of the judgment is kept in the register.

[0056]

Next, (iii) when the third bit that is the corresponding bit address of the access-forbidden memory cell 404 is read, data is not stored. Therefore, the result of the judgment is that access (writing and reading) to the third word is possible, and the result of the judgment is kept in the register.

[0057]

Note that, since the result of the judgment is that the number of correcting defects is zero in advance, the judgment (ii) of a defective word address is not

necessary.

[0058]

5

10

15

20

25

30

Finally, (iv) when the memory cell for preventing additional writing 406 in the third word of the main memory cell 401 is read, data is not stored. Therefore, the result of the judgment is that writing operation can be executed to the third word in the main memory cell 401, and the result of the judgment is kept in the register.

[0059]

According to the result of the judgment (i) to (iv), an address signal is transmitted to a third word of the main memory cell 401 to execute writing data is decided. After that, data is written (see the main memory cell 401 in FIG. 5).

When the data is read from the memory cell and the comparison between the read data and the expected value is executed immediately after writing data, the result of the comparison shows that the data does not match the expected value because writing is failed at the twenty-fifth bit.

[0061]

Accordingly, the data is stored in a zeroth bit in the memory cell 402 for redundant function and the third bit that is the corresponding bit address of a zeroth word in the memory cell 403 for redundant judgment (see the memory cell 402 for redundant function and the memory cell 403 for redundant judgment in FIG. 5). Note that the data has a function of allocating the zeroth word in the memory cell 405 for replacement in order to correct a defect of the third word.

Next, description is made on the case (2) where writing on the third bit is failed after the third word is specified by an address signal. Note that, FIG. 5 is a memory map when the address signal is received.

[0063]

[0062]

In FIG. 5, (i) when the memory cell 402 for redundant function is read, data is stored in the zeroth bit. Therefore, the result of the judgment is that the number of correcting defects is one, and the result of the judgment is kept in the register.

[0064]

Next, (ii) when the third bit that is the corresponding bit address of the memory

cell 403 for redundant judgment is read, data is stored in the zeroth bit. Therefore, the result of the judgment is that the zeroth word of the memory cell 405 for replacement is allocated for the correcting a defect in the third word, and the result of the judgment is kept in the register.

[0065] 5

> Next, (iii) when the third bit that is the corresponding bit address of the access-forbidden memory cell 404 is read, data is not stored. Therefore, the result of the judgment is that access (writing and reading) to the third word of the main memory cell 401 is possible, and the result of the judgment is kept in the register.

10 [0066]

> Finally, (iv) when the memory cell for preventing additional writing 406 in the zeroth word of the memory cell 405 for replacement is read, data is not stored. Therefore, the result of the judgment is that writing operation is possible on the zeroth word in the memory cell 405 for replacement, and the result of the judgment is kept in the register.

[0067]

15

20

25

30

According to the above results of the judgment, it is determined that an address signal is transmitted to a zeroth word of the memory cell 405 for replacement in order to After that, writing data is executed (see the memory cell 405 for replacement in FIG. 6).

[8000]

When the data is read from the memory cell and the comparison between the read data and the expected value is executed immediately after writing data, the result of the comparison shows that the data does not match the expected value because writing is failed at the third bit.

[0069]

Accordingly, the data is stored in a first bit of the memory cell 402 for redundant function and the third bit that is the corresponding bit address of a first word of the memory cell 403 for redundant judgment (see the memory cell 402 for redundant function and the memory cell 403 for redundant judgment in FIG. 6). Note that the data has a function of allocating the first word of the memory cell 405 for replacement for correcting a defect of the third word.

[0070]

Next, description is made on the case (3) where writing on a twenty-sixth bit is failed after a twenty-ninth word is specified by an address signal. Note that FIG. 6 is a memory map when the address signal is received.

5 [0071]

In FIG. 6, (i) when the memory cell 402 for redundant function is read, data is stored in the zeroth and first bits. Therefore, the result of the judgment is that the number of correcting defects is two, and the result of the judgment is kept in the register.

10 [0072]

Next, (ii) when the twenty-ninth bit that is the corresponding bit address of the memory cell 403 for redundant judgment is read, data is not stored. Therefore, the result of the judgment is that the correcting a defect is not executed to the twenty-ninth word of the main memory cell 401, and the result of the judgment is kept in the register.

[0073]

15

Next, (iii) when the twenty-ninth bit that is the corresponding bit address of the access-forbidden memory cell 404 is read, data is not stored. Therefore, the result of the judgment is that access (writing and reading) to the twenty-ninth word of the main memory cell 401 is possible, and the result of the judgment is kept in the register.

20 [0074]

Finally, (iv) when the memory cell for preventing additional writing 406 in the twenty-ninth word of the main memory cell 401 is read, data is not stored. Therefore, the result of the judgment is that writing operation is possible on the twenty-ninth word of the main memory cell 401, and the result of the judgment is kept in the register.

25 [0075]

According to the above result of the judgment, it is determined that an address signal is transmitted to the twenty-ninth word of the main memory cell 401 in order to write data. After that, writing data is executed (see the main memory cell 401 in FIG. 7).

30 [0076]

When the data is read from the memory cell and the comparison between the read data and the expected value is executed immediately after writing data, the result of

the comparison shows that the data does not match the expected value because writing is failed at the twenty-sixth bit.

[0077]

5

Accordingly, the data is stored in a second bit in the memory cell 402 for redundant function and the twenty-ninth bit that is the corresponding bit address in a second word of the memory cell 403 for redundant judgment (see the memory cell 402 for redundant function and the memory cell 403 for redundant judgment in FIG. 7). Note that the data has a function of allocating the second word of the memory cell 405 for replacement for correcting a defect of the twenty-ninth word.

10 [0078]

Next, description is made on the case (4) where writing on a thirty-first bit is failed after the twenty-ninth word is specified by an address signal. Note that FIG. 7 is a memory map when the address signal is received.

[0079]

15

20

25

In FIG. 7, (i) when the memory cell 402 for redundant function is read, data is stored in the zeroth, first, and a second bits. Therefore, the result of the judgment is that the number of correcting defects is three, and the result of the judgment is kept in the register.

[0800]

Next, (ii) when the twenty-ninth bit that is the corresponding bit address of the memory cell 403 for redundant judgment is read, data is stored in the second word. Therefore, the result of the judgment is that the second word of the memory cell 405 for replacement be allocated for correcting a defect in the twenty-ninth word, and the result of the judgment is kept in the register.

[0081]

Next, (iii) when the twenty-ninth bit that is the corresponding bit address of the access-forbidden memory cell 404 is read, data is not stored. Therefore, the result of the judgment is that access (writing and reading) to the twenty-ninth word in the main memory cell 401 is possible, and the result of the judgment is kept in the register.

30 [0082]

Finally, (iv) when the memory cell for preventing additional writing 406 in the second word of the memory cell 405 for replacement is read, data is not stored.

Therefore, the result of the judgment is that writing operation is possible on a second word of the memory cell 405 for replacement, and the result of the judgment is kept in the register.

[0083]

5

10

15

20

According to the above result of the judgment, it is determined that an address signal is transmitted to the second word in the memory cell 405 for replacement to write data. After that, writing data is executed (see the memory cell 405 for replacement in FIG. 8).

[0084]

When the data is read from the memory cell and the comparison between the read data and the expected value is executed immediately after writing data, the result of the comparison shows that the data does not match the expected value because writing is failed at the thirty-first bit.

[0085]

Accordingly, the data is stored in the third bit in the memory cell 402 for redundant function and the twenty-ninth bit that is the corresponding bit address of the third word in the memory cell 403 for redundant judgment (see the memory cell 402 for redundant function and the memory cell 403 for redundant judgment in FIG. 8). Note that the data has a function of allocating a third word of the memory cell 405 for replacement in order to correcting a defect of the twenty-ninth word.

[0086]

Next, description is made on the case (5) where writing on the zeroth bit is failed after the first word is specified by an address signal. Note that FIG. 8 is a memory map when the address signal is received.

25 [0087]

In FIG. 8, (i) when the memory cell 402 for redundant function is read, data is stored in the zeroth, first, second, and third bits. Therefore, the result of the judgment is that the number of correcting defects is four, and the result of the judgment is kept in the register.

30 [0088]

Next, (ii) when the first bit that is the corresponding bit address of the memory cell 403 for redundant judgment is read, data is not stored. Therefore, the result of the

judgment is that the correcting a defect is not executed to the first word of the main memory cell 401, and the result of the judgment is kept in the register.

[0089]

Next, (iii) when the first bit that is the corresponding bit address of the access-forbidden memory cell 404 is read, data is not stored. Therefore, the result of the judgment is that access (writing and reading) to the first word of the main memory cell 401 is possible, and the result of the judgment is kept in the register.

[0090]

Finally, (iv) when the memory cell for preventing additional writing 406 in the first word of the main memory cell 401 is read, data is not stored. Therefore, the result of the judgment is that writing operation can be executed to the first word in the main memory cell 401, and the result of the judgment is kept in the register.

[0091]

According to the result of the judgment of (i) to (iv), it is determined that an address signal is transmitted to the first word of the main memory cell 401 in order to write data. After that, writing data is executed (see the main memory cell 401 in FIG. 9).

[0092]

5

10

15

20

25

When the data is read from the memory cell and the comparison between the read data and the expected value is executed immediately after writing data, the result of the comparison shows that the data does not match the expected value because writing is failed at the zeroth bit.

[0093]

Since the zeroth, first, second, and third bits of the memory cell 402 for redundant function are fully used, a defect cannot be corrected anymore. In this case, the data is stored in the first bit that is the corresponding bit address of the access-forbidden memory cell 404 (see the access-forbidden memory cell 404 in FIG. 9). Accordingly, access (writing and reading) to the first word in the main memory cell is forbidden afterwards.

30 [0094]

Next, description is made on the case (6) where the first word is specified by an address signal. Note that FIG. 9 is a memory map when the address signal is received.

[0095]

In FIG. 9, the result of the judgment of (i), (ii), and (iv) is as the same as that in the case of (5) described above. Since only the result of the judgment of (iii) is different from that in the case of (5), the result of the judgment of (iii) will be described below.

[0096]

5

10

20

25

(iii) When the first bit that is the corresponding bit address of the access-forbidden memory cell 404 is read, data is stored. Therefore, the result of the judgment is that access (writing and reading) to the first word is forbidden, and the result of the judgment is kept in the register.

[0097]

According to the result of the judgment of (i) to (iv), since access (writing and reading) to the first word is forbidden, writing data is not executed and the operation is finished.

15 [0098]

Next, description is made on the case (7) where the third word is specified by an address signal and writing is finished normally. Note that FIG. 9 is a memory map when the address signal is received.

[0099]

In FIG. 9, (i) when the memory cell 402 for redundant function is read, data is stored in the zeroth, first, second, and third bits. Therefore, the result of the judgment is that the number of correcting defects is four, and the result of the judgment is kept in the register.

[0100]

Next, (ii) when the third bit that is the corresponding bit address of the memory cell 403 for redundant judgment is read, data is stored in the first word. Therefore, the result of the judgment is that the first word of the memory cell 405 for replacement is allocated for correcting a defect in the third word, and the result of the judgment is kept in the register.

30 [0101]

Next, (iii) when the third bit that is the corresponding bit address of the access-forbidden memory cell 404 is read, data is not stored. Therefore, the result of

the judgment is that access (writing and reading) to the third word of the main memory cell 401 is possible, and the result of the judgment is kept in the register.

[0102]

5

10

15

20

25

30

Finally, (iv) when the memory cell for preventing additional writing 406 in the first word of the memory cell 405 for replacement is read, data is not stored. Therefore, the result of the judgment is that writing operation can be executed to the first word of the memory cell 405 for replacement, and the result of the judgment is kept in the register.

[0103]

According to the result of the judgment of (i) to (iv), it is determined that an address signal is transmitted to the first word of the memory cell 405 for replacement in order to write data. After that, writing data is executed (see the memory cell 405 for replacement in FIG. 10).

[0104]

When the data is read from memory cell and the comparison between the read data and the expected value is executed immediately after writing data, the result of the comparison shows the data matches the expected value because writing succeeds.

[0105]

Therefore, the data is stored in the memory cell for preventing additional writing 406 in the first word of the memory cell 405 for replacement, which is the word address where writing succeeds (see the memory cell for preventing additional writing 406 in FIG. 10).

[0106]

Next, description is made on the case (8) where the third word is specified by an address signal. Note that FIG. 10 is a memory map when the address signal is received.

[0107]

In FIG. 10, the result of the judgment of (i), (ii), and (iii) is as the same as that in the case of (7) described above. Since only the result of the judgment of (iv) is different from that in the case of (7), the result of the judgment of (iv) will be described below.

[0108]

(iv) When the memory cell for preventing additional writing 406 in the first word of the memory cell 405 for replacement is read, the data is stored. Therefore, the result of the judgment is that writing operation cannot be executed to the first word in the memory cell 405 for replacement, and the result of the judgment is kept in the register.

[0109]

5

15

20

25

30

According to the result of the judgment of (i) to (iv), since the function for preventing additional writing is applied to the first word of the memory cell 405 for replacement, writing data is not executed and the operation is finished.

10 [0110]

[Embodiment 2]

In this embodiment, an example of a method of writing data to memory cells in the semiconductor memory device is described.

[0111]

In this semiconductor memory device, operation A, operation B, and operation C are alternately executed at most 4 times when data is written to a memory cell: operation A; data is written during a predetermined period (for example, 75.5 µs), operation B; data is read during a predetermined period (for example, 18.9 µs), and operation C; the written data and the read data are compared. Note that hereinafter the data comparison according to operation C is referred to as "verify function," a series of operations A, B, and C is referred to "verify writing."

If the results of the verify function do not match each other when the verify writing is repeated 4 times to one memory cell, the data  $\alpha$  that the result do not match is kept inside a circuit as information and after that the process proceeds to the next memory cell. On the other hand, if the results of the verify function correspond to each other, the process proceeds to the next memory cell at that time.

If the data  $\alpha$  is kept inside a circuit, that is, if the writing is failed when the verify writing to the last memory cell is finished, data is stored in the memory cell for redundant function and the memory cell for redundant judgment to correct a defect.

On the other hand, if the data  $\alpha$  is not kept inside a circuit, that is, if the writing is finished normally when the verify writing to the last memory cell is finished, data is stored in the memory cell for preventing additional writing to prevent additional writing.

5 [0114]

The time for writing data to a memory cell can be shorten with the verify writing.

[0115]

In addition, the verify writing is very effective for memory cells that can be written only once because an after-writing state is needed to be controlled with high precision.

[0116]

[0117]

10

20

25

30

This embodiment can be freely combined with any of other embodiments.

15 [Embodiment 3]

In this embodiment, an example of a structure of a semiconductor device capable of wireless communication is described with reference to FIG. 11. Here, FIG. 11 is a circuit block diagram showing a semiconductor device 900 capable of wireless communication. As shown in FIG. 11, the semiconductor device 900 includes a memory circuit 901, a digital circuit 902, an analog circuit 903, and an antenna circuit 904.

[0118]

The antenna circuit 904 receives a radio wave (an electromagnetic wave) transmitted from a reader/writer 910 and inputs a signal obtained at that time to the analog circuit 903. The analog circuit 903 demodulates a signal and inputs a demodulated signal to the digital circuit 902. The memory circuit 901 executes writing or reading of data in response to an output from the digital circuit 902.

[0119]

By applying the semiconductor memory device according to the present invention to the memory circuit 901, a highly reliable semiconductor device which can operate fast can be offered.

[0120]

The semiconductor device can be applied in a wide field of applications because the semiconductor device has a function of transmitting electronic information stored in the memory circuit 901 to the outside in response to a request for reading receiving from the outside. For example, the semiconductor device storing electronic information can be incorporated with a non-electronic recording medium recording printed information.

[0121]

This embodiment can be freely combined with any of other embodiments.

[Example 1]

10 [0122]

5

15

20

In this example, an example of a mask layout of semiconductor memory device is described with reference to FIG. 12 and FIG. 13.

[0123]

FIG. 12 shows a mask layout of the semiconductor memory device according to the present invention. The memory cell array 100 and the reading driver 101 which is around memory cell array 100 are shown in FIG. 12.

[0124]

The memory cell array 100 includes the main memory cell 110 and the spare memory. Note that the spare memory is provided with the memory cell 111 for a redundant function, the memory cell 112 for redundant judgment, and the memory cell 113 for replacement.

[0125]

FIG. 13 shows a circuit diagram of a memory cell in the spare memory in FIG. 12.

25 [0126]

A reading circuit 601 is provided for each bit line 603 and outputs an output in accordance with the element resistance of a memory cell 602 selected by a word line 604 from an OUTPUT. The OUTPUT selects only the output from a bit line 603 selected by a clocked inverter provided in each reading circuit 601.

30 [0127]

The output of the OUTPUT is determined by a voltage of a node 612 that is determined by the ratio of X and Y where X is the element resistance and the resistance

of a select TFT 613 in the memory cell 602, and Y is the resistance of a comparison TFT 610 and address TFT 611 in the reading circuit 601.

[0128]

Accordingly, it is necessary to determine the resistance of the selected TFT 613 and the resistance of the comparison TFT 610 so that the resistance X in a short-circuit state < the resistance Y < the resistance X in an off state. Note that, the address TFT may be almost ignored because the address TFT has much smaller resistance than the comparison TFT 610.

[0129]

In addition, the memory cell 602 is provided with an assistant capacitor 614. When data is written to an element 615, the assistant capacitor 614 accumulates charge through the select TFT 613, supplies charge when the element 615 is short-circuited, and compensates electric power for writing.

15

10

5

This application is based on Japanese Patent Application serial no. 2008-254100 filed with Japan Patent Office on September 30, 2008, the entire contents of which are hereby incorporated by reference.

#### **CLAIMS**

- 1. A semiconductor memory device comprising:
- a control circuit;
- a reading driver;
- a first memory cell array including a plurality of memory cells capable of writing and reading; and
  - a second memory cell array including a plurality of redundant memory cells,
- wherein the second memory cell array has a first region including a first redundant memory cell configured to store the number of times correcting a writing defect and a second region including a second redundant memory cell configured to store an address of a defective memory cell.
- 2. The semiconductor memory device according to claim 1, further comprising a memory cell for preventing additional writing.
  - 3. The semiconductor memory device according to claim 2, wherein the memory cell includes a nonvolatile memory configured to retain stored data even when the power is turned off.

20

25

30

5

10

15

- 4. The semiconductor memory device according to claim 1, further comprising a third region including a third redundant memory cell configured to store an access-forbidden address for a word in the first memory cell array.
- 5. The semiconductor memory device according to claim 1, wherein the semiconductor memory device is selected from the group consisting of a DRAM, an SRAM, a mask ROM, a PROM, an EPROM, an EEPROM, a flash memory, and the
  - like.
  - 6. The semiconductor memory device according to claim 1, wherein the semiconductor memory device is incorporated into a semiconductor device capable of wireless communication such as a RFID, and the like.

7. The semiconductor memory device according to claim 1, further comprising a fourth region including a fourth redundant memory cell for replacing the defective memory cell.

5

10

15

- 8. A semiconductor memory device comprising:
- a redundant control circuit;
- a reading driver;
- a first memory cell array including a plurality of memory cells capable of writing and reading; and

a second memory cell array including a plurality of redundant memory cells,

wherein the second memory cell array has a first region including a first redundant memory cell configured to store the number of times correcting a writing defect and a second region including a second redundant memory cell configured to store an address of a defective memory cell, and

wherein the redundant control circuit and the reading driver are provided in a periphery of the semiconductor memory device.

- 9. The semiconductor memory device according to claim 8, further comprising a memory cell for preventing additional writing.
  - 10. The semiconductor memory device according to claim 9, wherein the memory cell includes a nonvolatile memory configured to retain stored data even when the power is turned off.

25

11. The semiconductor memory device according to claim 8, further comprising a third region including a third redundant memory cell configured to store an access-forbidden address for a word in the first memory cell array.

30

12. The semiconductor memory device according to claim 8, wherein the semiconductor memory device is selected from the group consisting of a DRAM, an SRAM, a mask ROM, a PROM, an EPROM, an EEPROM, a flash memory, and the

like.

- 13. The semiconductor memory device according to claim 8, wherein the semiconductor memory device is incorporated into a semiconductor device capable of wireless communication such as a RFID, and the like.
- 14. The semiconductor memory device according to claim 8, further comprising a fourth region including a fourth redundant memory cell for replacing the defective memory cell.

10

20

25

5

- 15. A driving method of a semiconductor memory device comprising:
- a first memory cell array; and
- a second memory cell array including a first region and a second region,
- wherein the first region is configured to store a number of times correcting defects,

wherein the second region is configured to replace the defect word in a first memory cell array, the driving method comprising the steps of:

writing data to an access word of the first memory cell array;

judging whether the number of correcting is n-th number or not, when data writing is failed;

writing data to an access word of the second region, the address of the access word is assigned by the data of first region, when the number is not n-th number; and judging whether the writing to the second region is successful or not.

16. A driving method of a semiconductor memory device according to claim 15, wherein the n-th number corresponds to a word number of the second region.

FIG. 1





FIG. 2



reading n bit of memory cell

YES

3/14

number of correction = n

9




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9







FIG. 10




11/14




**\$\$\$\$\$** 



12/14





14/14

#### **EXPLANATION OF REFERENCE**

100: memory cell array, 101: reading driver, 102: redundant control circuit portion, 110: main memory cell, 111: memory cell for redundant function, 112: memory cell 5 for redundant judgment, 113: memory cell for replacement, 114: memory cell for preventing additional writing, 120: redundancy controlling circuit, 121: redundancy comparator circuit, 122: redundancy latch circuit, S201 - S210: step, S301 - S304: step, 401: main memory cell, 402: memory cell for redundant function, 403: memory cell for redundant judgment, 404: access-forbidden memory cell, 405: memory cell 10 for replacement, 406: a memory cell for preventing additional writing, 601: reading circuit, 602: memory cell, 603: bit line, 604:word line, 610: comparison TFT, 611: address TFT, 612: node, 613: select TFT, 614: assistant capacitor, 615: element, 900: semiconductor device, 901: memory circuit, 902: digital circuit, 903: analog circuit, 904: antenna circuit, 910: reader/writer.

15

#### INTERNATIONAL SEARCH REPORT

International application No. PCT/JP2009/066321

#### A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl. G11C29/04(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl. G11C29/04

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Published examined utility model applications of Japan 1922-1996
Published unexamined utility model applications of Japan 1922-191-2009
Registered utility model specifications of Japan 1996-2009
Published registered utility model applications of Japan 1994-2009

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

#### C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
X	<pre>JP 2000-57795 A (KABUSHIKI KAISHA TOSHIBA) 2000.02.25, paragraphs [0038], [0050] - [0067], FIG.1, FIG.2     (Family: none)</pre>	1-16		
A	US 7379331 B2 (KABUSHIKI KAISHA TOSHIBA) 2008.05.27, FIG.2 & JP 2006-294143 A & KR 10-2006-0108227 A & KR 10-0736288 B1	1-16		
A	US 5561627 A (HITACHI, LTD.) 1996.10.01, FIG.3, FIG.6 & JP 7-334999 A & KR 353346 B1 & TW 283237 A	1-16		
A	US 5983374 A (KABUSHIKI KAISHA TOSHIBA) 1999.11.09, lines 9-12, column 3 & JP 10-107096 A, paragraph [0015]	1-16		

∏ Fi	urther documents are listed in the continuation of Box C.	3	See patent family annex.			
"A" do	pecial categories of cited documents: ocument defining the general state of the art which is not onsidered to be of particular relevance	"T"	later document published after the internati priority date and not in conflict with the app understand the principle or theory underlying the			
"L" do	national filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but later		be considered novel or cannot be considered to involve an inventive step when the document is taken alone			
"O" do m "P" do			"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art			
th	an the priority date claimed	"&"	document member of the same patent family			
Date of the actual completion of the international search		Date of mailing of the international search report				
14.12.2009		22.12.2009				
Name and mailing address of the ISA/JP		Authorized officer 5 N 4 2 4		4240		
Japan Patent Office		]	KOBAYASHI, Norikazu		1210	
3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan		Telephone No. +81-3-3581-1101 Ext. 3586				