**Title:** HIGH SWING INTERFACE STAGE

An integrated CMOS high swing interface output stage which can transmit and receive data from other devices which may include devices operating from a different, particularly a higher, voltage power supply. The interface utilizes three P-channel devices (P10, P11, P15) and three N-channel devices (N12, N13, N14) with each set of devices in a separate common well on the substrate. Two P-channel devices (P10, P11) are connected in series between the positive power supply terminal (VCC) and the output and two N-channel devices (N12, N13) are connected in series between the output and a negative power supply terminal (GND). The third P-channel device (P15) is connected between the common connection of all three P-channel devices and the local substrate and the gate of the P-channel device (P10) which is connected to VCC. The third N-channel device (N14) is similarly connected between the common connection of all three N-channel devices and the respective local substrate and the gate of the N-channel device (N13) connected to GND. Appropriate control of all six devices provides free swinging of the output beyond the range of the power supply when not powered and when powered but inactive, while providing drive of the output when the interface is active.
### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>AT</td>
<td>Austria</td>
<td>GB</td>
<td>United Kingdom</td>
<td>MR</td>
<td>Mauritania</td>
</tr>
<tr>
<td>AU</td>
<td>Australia</td>
<td>GE</td>
<td>Georgia</td>
<td>MW</td>
<td>Malawi</td>
</tr>
<tr>
<td>BB</td>
<td>Barbados</td>
<td>GN</td>
<td>Guinea</td>
<td>NE</td>
<td>Niger</td>
</tr>
<tr>
<td>BE</td>
<td>Belgium</td>
<td>GR</td>
<td>Greece</td>
<td>NL</td>
<td>Netherlands</td>
</tr>
<tr>
<td>BF</td>
<td>Burkina Faso</td>
<td>HU</td>
<td>Hungary</td>
<td>NO</td>
<td>Norway</td>
</tr>
<tr>
<td>BG</td>
<td>Bulgaria</td>
<td>IE</td>
<td>Ireland</td>
<td>NZ</td>
<td>New Zealand</td>
</tr>
<tr>
<td>BJ</td>
<td>Benin</td>
<td>IT</td>
<td>Italy</td>
<td>PL</td>
<td>Poland</td>
</tr>
<tr>
<td>BR</td>
<td>Brazil</td>
<td>JP</td>
<td>Japan</td>
<td>PT</td>
<td>Portugal</td>
</tr>
<tr>
<td>BY</td>
<td>Belarus</td>
<td>KE</td>
<td>Kenya</td>
<td>RO</td>
<td>Romania</td>
</tr>
<tr>
<td>CA</td>
<td>Canada</td>
<td>KG</td>
<td>Kyrgyzstan</td>
<td>RU</td>
<td>Russian Federation</td>
</tr>
<tr>
<td>CF</td>
<td>Central African Republic</td>
<td>KP</td>
<td>Democratic People's Republic of Korea</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CG</td>
<td>Congo</td>
<td></td>
<td></td>
<td>SD</td>
<td>Sudan</td>
</tr>
<tr>
<td>CH</td>
<td>Switzerland</td>
<td>KR</td>
<td>Republic of Korea</td>
<td>SE</td>
<td>Sweden</td>
</tr>
<tr>
<td>CI</td>
<td>Côte d'Ivoire</td>
<td>KZ</td>
<td>Kazakhstan</td>
<td>SI</td>
<td>Slovenia</td>
</tr>
<tr>
<td>CM</td>
<td>Cameroon</td>
<td>LI</td>
<td>Liechtenstein</td>
<td>SK</td>
<td>Slovakia</td>
</tr>
<tr>
<td>CN</td>
<td>China</td>
<td>LK</td>
<td>Sri Lanka</td>
<td>SN</td>
<td>Senegal</td>
</tr>
<tr>
<td>CS</td>
<td>Czechoslovakia</td>
<td>LU</td>
<td>Luxembourg</td>
<td>TD</td>
<td>Chad</td>
</tr>
<tr>
<td>CZ</td>
<td>Czech Republic</td>
<td>LV</td>
<td>Latvia</td>
<td>TG</td>
<td>Togo</td>
</tr>
<tr>
<td>DE</td>
<td>Germany</td>
<td>MC</td>
<td>Monaco</td>
<td>TJ</td>
<td>Tajikistan</td>
</tr>
<tr>
<td>DK</td>
<td>Denmark</td>
<td>MD</td>
<td>Republic of Moldova</td>
<td>TT</td>
<td>Trinidad and Tobago</td>
</tr>
<tr>
<td>ES</td>
<td>Spain</td>
<td>MG</td>
<td>Madagascar</td>
<td>UA</td>
<td>Ukraine</td>
</tr>
<tr>
<td>FI</td>
<td>Finland</td>
<td>ML</td>
<td>Mali</td>
<td>US</td>
<td>United States of America</td>
</tr>
<tr>
<td>FR</td>
<td>France</td>
<td>MN</td>
<td>Mongolia</td>
<td>UZ</td>
<td>Uzbekistan</td>
</tr>
<tr>
<td>GA</td>
<td>Gabon</td>
<td></td>
<td></td>
<td>VN</td>
<td>Viet Nam</td>
</tr>
</tbody>
</table>
HIGH SWING INTERFACE STAGE

BACKGROUND OF THE INVENTION

1. Field of the Invention.

The present invention relates to the field of standard interfaces, and more particularly to interfaces which can transmit and receive data from other devices which may include devices operating from a different, particularly a higher voltage, power supply.

2. Prior Art.

Interface standards such as RS485 and RS232 have been used for a long time and will continue to be used despite the drop in the standard power supply voltages below 5 V. The output swing of the RS485/232 standards do not allow the traditional output stages to be used at a supply voltage of 3.3 V ± 0.3 V. Portable computers will be using only 3.3 V power supplies very soon, and they still need these interface chips to communicate with other computers and peripherals. A new output stage disclosed herein has been generated which allows the lower power supply voltage, yet meets these interface standards.

Two different traditional techniques are shown in Figures 1 and 2. Figure 1 illustrates a bipolar technique and Figure 2 illustrates a CMOS technique. The bipolar technique has an output voltage high level of \( V_{cc} - (V_{cesat} + V_{be2}) \). This typically comes out to be \( V_{cc} \)
- 1.05 V. The bipolar technique has an output voltage low level of $V_{d5} + V_{ce3(sat)}$. This typically comes out to be 0.8 V. The CMOS technique has an output voltage high level of $V_{cc} - (V_{ds7} + V_{d6})$. This typically comes out to be $V_{cc} - 0.8$ V. The CMOS technique has an output voltage low level of $V_{d9} + V_{ds8}$. This typically comes out to be 0.8 V. If these techniques were to be used at a supply voltage of 3.0 V, the bipolar differential output swing would be $3.0 - (1.05 + 0.8) = 1.15$ V and the CMOS technique would be $3.0 - (0.8 + 0.8) = 1.4$ V. RS485 standards require 1.5 V differentially across a 54 ohm load. RS422 requires 2.0 V (single-ended) across a 100 ohm load. Clearly neither technique satisfies either specification at the reduced supply voltage.

Each previous technique used a Schottky diode in series with an active device (NPN, PNP, PMOS or NMOS) to isolate the output from the power supplies. This allows the output to be pulled above or below the power supply by devices on the same bus operating from a higher voltage supply without driving current into either lower voltage supply. The biggest problem with using Schottky diodes is that their forward biased voltage is around 450 mV. In the bipolar case, the largest differential voltage (while using a 3.0 V supply) is $[3.0 - (0.35 + 0.7 + 0.45 + 0.35)] = 1.15$ V. This will not allow either RS485 or RS422 to be driven. In the CMOS case, the largest differential voltage (again while using a 3.0 V supply) is $[3.0 - (0.35 + 0.45 + 0.45 + 0.35)] = 1.40$ V. This will still not allow either RS485 or RS422 to be driven. Note this is true even if the active devices were made large ($V_{ds}$ or $V_{ce} < 0.35$ V).
BRIEF SUMMARY OF THE INVENTION

An integrated CMOS high swing interface output stage which can transmit and receive data from other devices which may include devices operating from a different, particularly a higher, voltage power supply. The interface utilizes three P-channel devices in a common well on the substrate and three N-channel devices in another common well on the substrate. Two of the three P-channel devices are connected in series between the positive power supply terminal and the output of the interface and two of the N-channel devices are connected in series between the output of the interface and a negative power supply terminal. The third P-channel device is connected between the common connection of all three P-channel devices and the local substrate and the gate of the P-channel device which is connected to the positive power supply terminal. The third N-channel device is similarly connected between the common connection of all three N-channel devices and the respective local substrate and the gate of the N-channel device connected to the negative power supply terminal. By holding the third P-channel and N-channel devices on when the circuit is powered but inactive, the P-channel and N-channel devices connected to the respective power supply terminal are held off, independent of the voltage of the output terminal, allowing other devices in the system to drive the output beyond the voltage range of the interface power supply without presenting a load to such other devices. When unpowered, parasitic devices hold the circuit in a state not loading the output if driven by other devices in the system. Holding the P-channel and N-channel devices connected to the power supply terminals on when the interface is powered and active allows the other series P-channel and N-channel
devices to drive the output high or low in accordance with the gate signal supplied thereto.

**BRIEF DESCRIPTION OF THE DRAWINGS**

Figure 1 is a circuit diagram illustrating a traditional interface output stage of bipolar design.

Figure 2 is a circuit diagram illustrating a traditional interface output stage of a CMOS design.

Figure 3 is a circuit diagram of the present invention illustrating a high swing interface output stage wherein the output high and low levels can be made very close to the supply rails.

**DETAILED DESCRIPTION OF THE INVENTION**

In the description herein, P-channel transistors are designated by a "P" followed by the specific numerical designation used for the specific transistor in the drawings, and N-channel transistors are designated by an "N" followed by the specific numerical designation used for the specific transistor in the drawings.

Figure 3 is a circuit diagram for the high swing interface of the present invention wherein the output high and low levels can be made very close to the supply rails. The only limitation as to how close to the supply rails the circuit will drive the output is how large transistors P10, P11, N12 and N13 are made. These transistors can be made
just large enough to make the specified interface standards at the minimum supply voltage and worst case temperature/process extremes, as any further increase in device size would just make the die larger and more expensive without any particular advantage.

Nearly all interface standards require the output to be driven above and/or below the power supply rails with the power on or power off. This allows sharing of the data bus with other device drivers operating from a higher supply voltage without loading down such higher voltage drivers by any parasitic diodes in lower voltage devices. (These diodes are intrinsic to any fabrication process and must always be accounted for.) This new stage can also have this feature by the addition of two devices N14 and P15. These devices keep current from flowing into the supply when the output is disabled and the output is pulled above and/or below the supplies. This is true even if the supply voltage is 0 V.

As shown in Figure 3, transistors P10, P11 and P15 are formed in a well in the substrate of the integrated circuit, with the common connection of the three devices being connected to their well. Similarly, transistors N12, N13 and N14 are formed in another well in the substrate of the integrated circuit, with the common connection of these three devices also being connected to their well. Transistors N16 and P17 are of conventional CMOS construction, with transistor N16 having its source and substrate or well connected to ground and with transistor P17 having its source and well or substrate connected to VCC. For purposes of convention and specificity herein, the device connection connected to the (local) substrate or well will be referred to herein as the source.
There are four different modes of operation of the circuit of Figure 3. The first three are listed in the decode table below. The fourth mode is the unpowered mode.

DECODE TABLE (states not listed are illegal)

<table>
<thead>
<tr>
<th>DE</th>
<th>PG</th>
<th>NG</th>
<th>OUTPUT STATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>3 STATE (output is high impedance)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>PULLING UP</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>PULLING DOWN</td>
</tr>
</tbody>
</table>

The first mode is when the device is powered up but the device coupled to the output stage is not active and the output stage output is high impedance. This is used when other drivers on the bus are active (only one driver is active on the bus at any one time). The DE signal is high, PG is high, NG is low, the output of the inverter L1 is low and the output of the inverter L2 is high. ("High" is referenced to VCC, even though other circuits in the system may operate from a still higher voltage power supply.) This holds both N16 and P17 off, and holds P15 and N14 on. The four output devices P10, P11, N12 and N13 all have $V_{gs} = 0$ V (zero gate source voltages) causing all of them to be off whether the output is in between the supplies or is above or below the supplies. The only limitation to this is that the breakdown of the devices must be greater than the fault voltage (i.e. $> 12$ V for RS485).

The second mode is when the output is driving (DE = 0) and pulling high (NG is low and PG is low). With the DE signal low, the output of the inverter L1 is high and the output of the inverter L2 is low. This turns both N16 and P17 on, turning P15 and N14 off and turning P10 and N13 on.
However, because NG is low, N12 is off. Thus although N13 is also on, N12 prevents any current flowing into ground. But because PG is low, P11 is on, so that the series combination of P10 and P11, both of which are on, will pull the output high.

The third mode is when the output is driving (DE = 0) and pulling low (NG is high and PG is high). As with the second mode, the DE signal is low, the output of the inverter L1 is high and the output of the inverter L2 is low. This turns both N16 and P17 on, turning P15 and N14 off and turning P10 and N13 on. With both NG and PG high, N12 is on and P11 is off. Since both N12 and N13 are now on, the output is pulled low. Although P10 is also on, P11 being off prevents any current flowing from Vcc to the output.

The fourth mode is when the supplies are off (Vcc = 0 V). It is assumed the outputs of inverters L1 and L2 are "clamped" by their intrinsic parasitic diodes and thus limited to ±0.7 V around ground. If the OUT signal is pulled high, the drain/body diode of P11 will pull node P1 above Vcc and turn on P15. When P15 is on, P10 cannot conduct any current and the output is high impedance. If instead, the OUT signal is pulled below GND, the drain/body diode of N12 will pull node N1 below GND and turn on N14. When N14 is on, N13 cannot conduct any current because N14 holds the voltage of the gate to the source of N13 at zero volts, and the output is again high impedance.

The present invention may be fabricated on either a P-type or an N-type substrate. By way of example, if fabricated on a P-type substrate, node N1 forming the common source, local substrate connection for devices N12, N13 and N14 would be an N-type well in the P-type substrate, and node P1 forming the common source, local substrate connection for devices P10, P11 and P15 would be
P-type well in an N-type well in the P-type substrate. If fabricated on a N-type substrate, node N1 forming the common source, local substrate connection for devices N12, N13 and N14 would be an N-type well in a P-type well in the N-type substrate, and node P1 forming the common source, local substrate connection for devices P10, P11 and P15 would be P-type well in the N-type substrate.

While the present invention has been disclosed and described with respect to a certain preferred embodiments thereof, it will be understood to those skilled in the art that the present invention may be varied without departing from the spirit and scope of the invention.
I claim:

1. An integrated CMOS high swing interface output stage comprising:

   first, second and third P-channel devices formed in a common P-channel well in a substrate, each having a gate to turn the devices on and off;

   first, second and third N-channel devices formed in another common N-channel well in the substrate, each having a gate to control the conduction there through;

   the first and second P-channel devices being coupled in series between a positive power supply terminal and an output terminal, respectively, the third P-channel device being coupled between the common connection of the first and second P-channel devices and the gate of the first P-channel device, the common connection of the first, second and third P-channel devices being connected to the respective common well;

   the first and second N-channel devices being coupled in series between the output terminal and a negative power supply terminal, respectively, the third N-channel device being coupled between the common connection of the first and second N-channel devices and the gate of the second N-channel device, the common connection of the first, second and third N-channel devices being connected to the common N-channel well;
circuitry for holding the third P-channel and the third N-channel devices on when the interface is powered and not active, and for holding the first P-channel and the second N-channel devices on when the interface is powered and active so that the second P-channel and the first N-channel devices can be controlled to determine the high and low states of the output terminal.

2. The integrated CMOS high swing interface output stage of claim 1 wherein the circuitry for holding the third P-channel and the third N-channel devices on when the interface is powered and not active, and for holding the first P-channel and the second N-channel devices on when the interface is powered and active comprises

a fourth P-channel device and a fourth N-channel device, each having a gate to turn the devices on and off;

the fourth P-channel device being coupled between the positive power supply terminal and the gate of the second N-channel device;

the fourth N-channel device being coupled between the gate of the first P-channel device and the negative power supply terminal; and,

circuitry for controlling the gates of the third and fourth P-channel devices and the third and fourth N-channel devices to controllably;

(a) turn both the third P-channel and the third N-channel devices on and both the fourth P-channel and the fourth N-channel devices off; and to,
(b) turn both the third P-channel and the third N-channel devices off and both the fourth P-channel and the fourth N-channel devices on.

3. The integrated CMOS high swing interface output stage of claim 2 wherein the circuitry for controlling the gates of the third and fourth P-channel devices and the third and fourth N-channel devices comprises:

a first control line coupled to the gates of the fourth N-channel and the third P-channel devices and a second control line coupled to the gates of the fourth P-channel and the third N-channel devices; and,

circuitry for providing a voltage on the first control line of first and second voltage states, and the voltage on the second control line of the inverse of the voltage on the first control line.

4. The integrated CMOS high swing interface output stage of claim 3 wherein the circuitry for providing the voltage on the second control line of the inverse of the voltage on the first control line comprises an inverter coupled from the first control line to the second control line.

5. The integrated CMOS high swing interface output stage of any of claims 1 through 4 wherein one or more parasitic diodes of the integrated circuit hold the gates of the third P-channel and N-channel transistors near the voltage on the negative power supply terminal when power is not supplied to the positive power supply.
terminal, whereby the interface stage output terminal will exhibit a high impedance even if the interface stage output terminal is driven to voltages less than or beyond the normal positive and negative voltages on the power supply terminals.

6. An integrated CMOS interface stage having a high swing capability for interfacing with other devices which may operate on different and higher voltage power supplies comprising:

first, second and third P-channel transistors, each having an N-type body region having first and second P-type diffused regions and a gate therebetween, and first, second and third N-channel transistors, each having a P-type body region with first and second N-type diffused regions with a gate therebetween, the body regions of the first, second and third P-channel transistors being connected in common and to the first regions of the first, second and third P-channel transistors, and the body regions of the first, second and third N-channel transistors being connected in common and to the first regions of the first, second and third N-channel transistors, the second region of the first P-channel transistor being coupled to the second region of the first N-channel transistor and to an interface stage output terminal, the second region of the second P-channel transistor being coupled to the positive power supply terminal, the second region of the second N-channel transistor being coupled to the negative power supply terminal, the second region of the third P-channel transistor being coupled to the gate of the second P-channel transistor and the second region of the third N-channel transistor being coupled to the gate of the second N-channel transistor, the gates of the
first P-channel and the first N-channel transistors providing the inputs for operating the first P-channel and N-channel transistors to drive the voltage on the interface stage output terminal high or low; and, circuitry for;

(a) turning on the second P-channel and N-channel transistors when power is supplied to the positive power supply terminal, whereby the first P-channel or the first N-channel transistor may be turned on to drive the voltage on the interface stage output terminal high or low, respectively;

(b) turning off the second P-channel and N-channel transistors and turning on the third P-channel and N-channel transistors when power is supplied to the positive power supply terminal and the interface stage is disabled, whereby the interface stage output terminal will exhibit a high impedance even if the interface stage output terminal is driven to voltages beyond the positive and negative voltages on the power supply terminals.

7. The integrated CMOS high swing interface output stage of claim 6 further comprising circuitry for holding the gates of the third P-channel and N-channel transistors near the voltage on the negative power supply terminal when power is not supplied to the positive power supply terminal, whereby the interface stage output terminal will exhibit a high impedance even if the interface stage output terminal is driven to voltages less than or beyond the normal positive and negative voltages on the power supply terminals.
8. The integrated CMOS high swing interface output stage of claim 7 wherein the circuitry for holding the gates of the third P-channel and N-channel transistors near the voltage on the negative power supply terminal when power is not supplied to the positive power supply terminal comprises one or more parasitic diodes of the integrated circuit.

9. A method of providing an interface stage having a high swing capability for interfacing with other devices which may operate on different and higher voltage power supplies comprising the steps of:

(a) providing first, second and third P-channel transistors having a common N-type body region, and each having first and second P-type diffused regions and a gate therebetween, and first, second and third N-channel transistors having a common P-type body region, each with first and second N-type diffused regions with a gate therebetween, the body region of the first, second and third P-channel transistors being connected to the first regions of the first, second and third P-channel transistors, and the body region of the first, second and third N-channel transistors being connected to the first regions of the first, second and third N-channel transistors, the second region of the first P-channel transistor being coupled to the second region of the first N-channel transistor and to an interface stage output terminal, the second region of the second P-channel transistor being coupled to the positive power supply terminal, the second region of the second N-channel transistor being coupled to the negative power supply terminal, the second region of the third P-channel transistor being coupled to the gate of the second P-channel transistor and the second region of the
third N-channel transistor being coupled to the gate of the second N-channel transistor, the gates of the first P-channel and N-channel transistors providing the inputs for operating the first P-channel and N-channel transistors to drive the voltage on the interface stage output terminal high or low;

(b) turning on the second P-channel and N-channel transistors when power is supplied to the positive power supply terminal, whereby the first P-channel or the first N-channel transistor may be turned on to drive the voltage on the interface stage output terminal high or low, respectively;

(c) turning off the second P-channel and N-channel transistors and turning on the third P-channel and N-channel transistors when power is supplied to the positive power supply terminal and the interface stage is disabled, whereby the interface stage output terminal will exhibit a high impedance even if the interface stage output terminal is driven to voltages beyond the positive and negative voltages on the power supply terminals; and,

(d) holding the gates of the third P-channel and N-channel transistors near the voltage on the negative power supply terminal when power is not supplied to the positive power supply terminal, whereby the interface stage output terminal will exhibit a high impedance even if the interface stage output terminal is driven to voltages less than or beyond the normal positive and negative voltages on the power supply terminals.

10. The method of providing an integrated CMOS high swing interface output stage of claim 9 wherein the
circuitry for holding the gates of the third P-channel and N-channel transistors near the voltage on the negative power supply terminal when power is not supplied to the positive power supply terminal comprises one or more parasitic diodes of the integrated circuit.
FIG. 1 PRIOR ART

FIG. 2 PRIOR ART
### INTERNATIONAL SEARCH REPORT

**A. CLASSIFICATION OF SUBJECT MATTER**
- **IPC(6)**: H03K 19/0185
- **US CL**: 327/427, 333; 326/68

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)
- **U.S.**: 327/427, 333, 436, 437, 379, 309, 326/68

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
- APS
- **search terms**: interface, level shift, common only, CMOS

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US, A, 4,380,710 (COHEN ET AL) 19 APRIL 1983</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>US, A, 5,136,190 (CHERN ET AL) 04 AUGUST 1992</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>US, A, 5,194,767 (CHAO) 16 MARCH 1993</td>
<td>1, 6</td>
</tr>
<tr>
<td>A</td>
<td>US, A, 5,237,213 (TANOI) 17 AUGUST 1993</td>
<td>1, 6</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C. See patent family annex.

- *Special categories of cited documents:
  - "A": document defining the general state of the art which is not considered to be of particular relevance
  - "E": earlier document published on or after the international filing date
  - "L": document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  - "O": document referring to an oral disclosure, use, exhibition or other means
  - "P": document published prior to the international filing date but later than the priority date claimed
  - "T": later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
  - "X": document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
  - "Y": document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
  - "Z": document member of the same patent family

Date of the actual completion of the international search: 14 JUNE 1995

Date of mailing of the international search report: 30 JUN 1995

Name and mailing address of the ISA/US Commissioner of Patents and Trademarks
- Box PCT
- Washington, D.C. 20231

Authorized officer: EUNJA SHIN
- Telephone No. (703) 305-7244

Facsimile No. (703) 305-3594

Form PCT/ISA/210 (second sheet) (July 1992)