# **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup>:

G06F 13/362

(11) International Publication Number: WO 96/35173

(43) International Publication Date: 7 November 1996 (07.11.96)

(21) International Application Number: PCT/US96/05555

(22) International Filing Date: 22 April 1996 (22.04.96)

(30) Priority Data: 08/434,182 3 May 1995 (03.05.95) US

(71) Applicant: APPLE COMPUTER, INC. [US/US]; 1 Infinite Loop - MS: 38-PAT, Cupertino, CA 95014 (US).

(72) Inventors: BADEN, Eric, A.; 20325 Argonaut Drive, Saratoga, CA 95070 (US). CHILDERS, Brian, A.; 3450 Granada Avenue #77, Santa Clara, CA 95051 (US).

(74) Agents: CARMICHAEL, Paul, D. et al.; Apple Computer, Inc., 1 Infinite Loop - MS: 38-PAT, Cupertino, CA 95014 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

#### **Published**

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: ARBITRATION OF COMPUTER RESOURCE ACCESS REQUESTS

#### (57) Abstract

4

A method of prioritizing computer resource access requests to a shared computer resource, such as a video frame buffer, includes the steps of providing a number, n, of priority schemes in correspondence with a like number of potentially requesting entities, where n is an integer greater than one, and where each priority scheme designates relative priority of the potentially requesting entities with respect to one another. Thus, for each priority scheme there exists one corresponding potentially requesting entity, and a number, n-1, of noncorresponding potentially requesting entities. Next, one of the priority schemes is selected for use as a current priority scheme. A set of currently requesting entities is then determined from the number of potentially requesting entities, and

307 **PROCESSOR** 301 (SYSTEM BUS) 300 *303* MAIN MEMORY (ADDRESS BUS) Subsystem 313 305 (DATA BUS) SECONDAR) ACCESS REQUEST SIGNALS VIULU OUTPUT ADDRESS LINES 317 BRIDGE CONTROLLER FRAME BUFFER 315 CONTROLLER 319 321 FRAME PRIMAR 327 SAM DRAN PORT **VIDEO** INPUT DEVICE (EXPANSION BUS)

the current priority scheme is used to select a highest priority requesting entity from the set of currently requesting entities. Finally, one of the priority schemes is newly selected as the current priority scheme, wherein the newly selected priority scheme corresponds to the highest priority requesting entity. In one embodiment, at least one of the priority schemes designates a first priority for the corresponding potentially requesting entities, where the first priority is higher than the second priority. In another aspect of the invention, at least one of the potentially requesting entities has a same relative priority designation in at least two of the n priority schemes.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SG	Singapore
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LR	Liberia	SZ	Swaziland
CS	Czechoslovakia	LT	Lithuania	TD	Chad
CZ	Czech Republic	LU	Luxembourg	TG	Togo
DE	Germany	LV	Latvia	TJ	Tajikistan
DK	Denmark	MC	Monaco	TT	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	· UG	Uganda
FI	Finland	ML	Mali	US ·	United States of America
FR	France	MN	Mongolia	UZ	Uzbekistan
GA	Gabon	MR	Mauritania	VN	Viet Nam

# ARBITRATION OF COMPUTER RESOURCE ACCESS REQUESTS

## **BACKGROUND**

20

35

The present invention relates to arbitration of concurrent requests for 5 access to a shared computer resource.

Modern computer systems typically comprise a number of independently operating components, such as a processor and one or more coprocessors, input/output devices, and the like. It is often the case that these independently operating elements compete against one another for access to a shared resource, such as a video frame buffer or other memory device.

To resolve conflicting access requests to a shared resource, a number of arbitration techniques are known. For example, a strategy might be adopted wherein a fixed priority scheme is consulted to resolve all conflicts. That is, given the possibility of concurrently presented access requests from 15 components that will here be labeled "A", "B", "C", "D" and "E", one might define relative priorities, from highest to lowest, as: "A", "B", "C", "D" and "E". Then, when concurrent requests are presented, access to the shared resource is granted to that requesting entity having the highest priority. For example, if concurrent access requests are issued by components "B" and "D", component "B" would win the arbitration.

The above-described fixed priority strategy has the drawback of potentially "locking out" a requesting resource for a long time. Taking the above example for purposes of illustrating this point, if component "B" issues an uninterrupted string of access requests, then component "D" will never win the arbitration because its priority is always lower than that of component "B". This can have very detrimental effects if, for example, resource "D" will start losing data if its access request is not serviced within some predetermined time period.

To avoid problems such as that described above, it is known to use an arbitration strategy known as "round robin." This is illustrated in FIG. 1. One might select block 101 as a starting point, and poll to see whether a request by "A" is present. If it is, then component "A" is granted access to the shared resource. Otherwise, polling for pending access requests continues counterclockwise through the blocks 103, 105, 107, 109, 101, 103, ... until an access request is detected.

A notable feature of the round robin scheme is the fact that after a component's access request is serviced, polling continues with the next block

in the sequence, so that no component can be granted access two cycles in a row if another access request is also pending. That is, at the moment of completion of access request servicing, the just serviced resource always has the lowest priority compared to the other possible requesting components. For example, if one assumes that polling begins at block 101, and that components "B" and "D" have both asserted a resource access request, then when polling continues to block 103, "B"'s access request will be detected and serviced. However, even if "B" immediately asserts another access request so as to be co-pending with "D"'s prior request, polling continues by first checking block 105 to see whether 10 "C" has a pending access request. Since it does not in this example, polling continues to block 107, where "D"'s access request is detected and serviced. It can be seen that "B"'s access request will not be serviced until polling returns to block 103.

As described above, the round robin scheme is inefficient because it

wastes many clock cycles by checking each resource one at a time. In practice, an improvement can be achieved by concurrently checking for all possible pending access requests, and by changing the priority assignments whenever a request is serviced. This modification is illustrated in FIGS. 2A-2F. For example, if one starts in the reset state 201, the concurrent test represented by block 213 is performed. Although the decision blocks 215, 217, 219, 221, 223 within the concurrent test 213 are shown as being sequential, it should be understood that this is merely to illustrate the priority scheme that will be applied to resolve concurrent resource access requests when in the reset state 201. For example, as soon as component "B" asserts an access request, this will be detected, processing continues at "B Pending" state 205.

At "B Pending" state 205, "B"'s access request is serviced (block 225).

Then the concurrent test represented by block 227 is applied. In this case, priority is now in the order "C", "D", "E", "A", "B". Thus, the same priority assignment is achieved as was illustrated by the simpler diagram in FIG. 1.

That is, upon returning from being serviced, "B" will have the lowest priority, so that other pending requests cannot be forever locked out.

It can be seen that the round robin approach yields its improvement by dynamically varying the priority scheme that is applied at any given moment. However, it has drawbacks because it is inflexible. That is, the round robin approach, on average, results in an equal access distribution among the possible requesting system components. This may produce undesirable consequences because it fails to take into account the fact that some

components may have more demanding requirements than others. For example, if the shared resource is a frame buffer, one of the requesting resources may be a video input device that is supplying pixel data in real time. If it's access request is held off too long, data will be lost. However, the round robin approach may cause an excessive delay by giving equal time to non-time-critical resources, such as a processor that is writing non-real time information to the screen.

### **SUMMARY**

10

It is therefore an object of the present invention to provide an arbitration strategy that avoids the "lock out" problems associated with fixed priority schemes, while at the same time being flexible enough to account for the particular response time requirements of individual requesting components.

In accordance with one aspect of the present invention, the foregoing 15 and other objects are achieved by an apparatus for use in a system having a shared computer resource, such as a video frame buffer. A method of prioritizing computer resource access requests to the shared computer resource includes the steps of providing a number, n, of priority schemes in correspondence with a like number, n, of potentially requesting entities, 20 wherein n is an integer greater than one, and wherein each priority scheme designates relative priority of the potentially requesting entities with respect to one another. Thus, for each priority scheme there exists one corresponding potentially requesting entity, and a number, n-1, of noncorresponding potentially requesting entities. Next, one of the priority schemes is selected for use as a current priority scheme. A set of currently requesting entities is then determined from the number of potentially requesting entities, and the current priority scheme is used to select a highest priority requesting entity from the set of currently requesting entities. Finally, one of the priority schemes is newly selected as the current priority scheme, wherein the newly selected priority 30 scheme corresponds to the highest priority requesting entity. In one embodiment, at least one of the priority schemes designates a first priority for the corresponding potentially requesting entity, and a second priority for one of the noncorresponding potentially requesting entities, where the first priority is higher than the second priority.

In another aspect of the invention, at least one of the potentially requesting entities has a same relative priority designation in at least two of the n priority schemes.

In general, each of the priority schemes may be tailored to suit the access requirements of each of the potentially requesting entities. Thus, in the present invention, there is no need to give each of the potentially requesting entities an equal opportunity at being granted the shared resource.

# BRIEF DESCRIPTION OF THE DRAWINGS

The objects and advantages of the invention will be understood by reading the following detailed description in conjunction with the drawings in which:

FIG. 1 is a diagram illustrating the principles of a prior art round robin strategy;

15 FIGS 2A-2F are flow charts illustrating a modified prior art round robin strategy, in which polling of all potentially requesting entities is performed concurrently;

FIG. 3 is a block diagram of a computer system of the type in which the present invention is incorporated; and

FIGS. 4A-4F are flow charts illustrating the operation of the frame buffer access arbitrator in accordance with the present invention.

### **DETAILED DESCRIPTION**

10

20

The various features of the invention will now be described with respect to the figures, in which like parts are identified with the same reference characters.

Referring to FIG. 3, the present invention may be used in a computer system 300 of the type shown. The computer system 300 is based on a system bus 301 that comprises an address bus 303 and a data bus 305. Furthermore, the system bus 301 is of a loosely coupled type that has split-bus transaction capability. A bus of this type is described in the <a href="PowerPC 601 RISC">PowerPC 601 RISC</a>
<a href="Microprocessor User's Manual">Microprocessor User's Manual</a>, published by Motorola in 1993, and also in U.S. Patent Application No. 08/432,620 (Attorney Docket No. P1605/172), which was filed by James Kelly et al. on May 2, 1995, and entitled BUS TRANSACTION REORDERING USING SIDE-BAND INFORMATION SIGNALS. Both the <a href="PowerPC 601 RISC Microprocessor User's Manual">PowerPC 601 RISC Microprocessor User's Manual</a> and U.S. Patent Application

PCT/US96/05555 WO 96/35173

No. 08/432,620 (Attorney Docket No. P1605/172) are incorporated herein by reference.

Attached to the system bus 301 is a processor 307, such as the PowerPC<sup>TM</sup> 601 microprocessor, that is capable of operating in a split-bus transaction environment. For purposes of simplifying the drawing, also attached to the system bus 301 is a block designated as main memory subsystem 309. Those having ordinary skill in the art will appreciate that the main memory subsystem 309 may comprise any combination of static or dynamic random access memory (SRAM or DRAM) as well as read only memory 10 (ROM) and cache memory. For further simplification of the drawing, the main memory subsystem 309 also includes arbitration logic for resolving conflicting access requests made to the address and data buses 303, 305. A more detailed description of these features, which are well-known in the art, is beyond the scope of this disclosure.

In the exemplary system 300, image data is displayed on a primary video output device 315, which may be, for example, an analog RGB monitor. An image to be displayed is stored in a frame buffer 317 as a set of pixels, the form of which may be in accordance with any of a number of well-known pixel formats, such as RGB and YUV. The frame buffer 317 is a video random access 20 memory (VRAM) which is a special type of dynamic RAM (DRAM) that has a DRAM port 319 and a serial access memory (SAM) port 321, each for accessing the pixel data stored in the frame buffer 317. The SAM port 321 is connected to a RAMDAC 323, which reads the serial stream of pixel data from the frame buffer 317, and converts the digital bit stream into appropriate analog signals for driving the primary video output device 315.

15

A combination bridge/graphics controller 311 is provided, which has an interface for connection to the system bus 301, and another interface for connection to the DRAM port 319 of the frame buffer 317. One function of the bridge/graphics controller 311 is to receive frame buffer access requests from the system bus 301 and provide these to the frame buffer 317 for servicing.

Another purpose of the bridge/graphics controller 311 is to provide a path from an expansion bus 329 to the frame buffer 317. In a preferred embodiment, the expansion bus is a well-known standardized bus known as PCI. In this example, a video input device 331, which is connected to the expansion bus 329, supplies pixel data that needs to be written to the frame buffer 317 in real time.

To help explain the inventive arbitration scheme still further, the exemplary system 300 is also shown to include a secondary video output device controller 313, which may generate signals for an NTSC/PAL monitor. The secondary video output device controller 313 also needs to be able to access the frame buffer 317, so it presents its access request signals 325 to the bridge/graphics controller 311.

In addition to the frame buffer access requests through the DRAM port 319 as described above, it is noted that both the primary video output device 315 and the secondary video output device controller 313 will periodically require access to the frame buffer 317 in order to load the SAM. Furthermore, since the frame buffer 317 is preferably constructed from a DRAM, periodic memory refresh operations need to be performed.

It can be seen from the above that, in this example, it is possible for five frame buffer access requests to be asserted simultaneously. These are: 1) system bus request, 2) expansion bus request, 3) secondary SAM request (i.e., the request from the secondary video output device controller to load the SAM with desired pixel data), 4) primary SAM request (i.e., the request for pixel data to be loaded into the SAM for purposes of being displayed on the primary video output device 315), and 5) a frame buffer refresh request. To resolve conflicting requests for access to the frame buffer 317 while satisfying the latency requirements for each potentially requesting entity to ensure a high level of performance, the bridge/graphics controller includes a frame buffer access arbitrator 327, which is constructed in accordance with the present invention.

The operation of the frame buffer access arbitrator 327 will now be described with reference to the flow charts of FIGS. 4A-4F. The frame buffer access arbitrator operates in any one of six possible states, which are described as follows:

30

25

10

- 1) DEFAULT state 401: The frame buffer 317 is currently idle, and is available to accept an access request;
- 2) SYS BUS REQ state 403: The frame buffer 317 is currently servicing a frame buffer access request that arrived from the system bus 301 (e.g., from the processor 307);

35

3) EXPANSION BUS REQ state 405: The frame buffer 317 is currently servicing a frame buffer access request that

arrived from the expansion bus 329 (e.g., from the video input device 331);

- 4) SECONDARY SAM REQ state 407: The frame buffer 317 is currently servicing a frame buffer access request that was made by the secondary video output device controller 313 for the purpose of causing the SAM to be loaded with pixel data (which is then available at the SAM port 321) from the frame buffer storage;
- 5) PRIMARY SAM REQ state 409: The frame buffer 317 is currently servicing a frame buffer access request that was made for the purpose of causing the SAM to be loaded with pixel data (which is then available at the SAM port 321) from the frame buffer storage for display on the primary video output device 315; and
- 6) FB REFRESH REQ state 411: The DRAM within the frame buffer 317 is currently undergoing a refresh operation.

In accordance with the present invention, each of the above six states is associated with a corresponding set of request priorities that are tailored to not 20 only avoid the "lock out" problem described in the BACKGROUND section above, but also to grant access to some requesting components more frequently than others, in order to ensure that latency and bandwidth requirements are met. Thus, the priorities do not merely result from a circular shift of a never-changing sequence, as is the case with the prior art round robin scheme.

25 Furthermore, the present invention places no restrictions on the allowable priorities in any given state. For example, in contrast to the round robin scheme, it is perfectly acceptable to designate a non-lowest priority to a requestor whose prior request has just concluded. This may be necessary to avoid losing data being received in real time, and may be possible without

Moreover, in accordance with the present invention, a given requestor may be assigned the same relative priority in more than one state. This is in sharp contrast to round robin schemes, in which for *n* states that correspond to *n* requestors, it is always the case that each requestor is assigned a different relative priority in each of the *n* states.

detrimentally affecting those requestors having a lower designated priority.

For the exemplary system 300 shown in FIG. 3, the flow charts of FIGS. 4A-4F show preferred priority assignments as follows:

5

10

15

	1) In DEFAULT state 401, nighest to lowest priorities
	are:
	- SYS BUS REQ;
	- EXPANSION BUS REQ;
5	<ul> <li>SECONDARY SAM REQ;</li> </ul>
•	<ul> <li>PRIMARY SAM REQ; and</li> </ul>
	- FB REFRESH REQ.
	These assignments are applied in a concurrent test of
10	all possible access requests (step 413). In the absence of any
	pending requests, the frame buffer access arbitrator remains
	in DEFAULT state 401.
	2) In SYS BUS REQ state 403, highest to lowest
	priorities are:
15	- EXPANSION BUS REQ;
	- SECONDARY SAM REQ;
	- PRIMARY SAM REQ;
	- FB REFRESH REQ; and
	- SYS BUS REQ.
20	After servicing the current system bus request (step
	415), the above assignments are applied in a concurrent test
	of all possible access requests (step 417). In the absence of
	any pending requests, the frame buffer access arbitrator
•	returns to the DEFAULT state 401.
25	<ol><li>In EXPANSION BUS REQ state 405, highest to lowes</li></ol>
	priorities are:
	- SECONDARY SAM REQ;
	- PRIMARY SAM REQ;
	- EXPANSION BUS REQ
30	(note the departure from the round robin scheme here,
	which would otherwise require that EXPANSION BUS
	REQ be assigned the lowest priority while in EXPANSION
	BUS REQ state 405);
	- FB REFRESH REQ; and
35	- SYS BUS REQ.
	After servicing the current expansion bus request
	(step 419) the above assignments are applied in a

SUBSTITUTE SHEET (RULE 26)

concurrent test of all possible access requests (step 421). In the absence of any pending requests, the frame buffer access arbitrator returns to the DEFAULT state 401. In SECONDARY SAM REQ state 407, highest to 5 lowest priorities are: PRIMARY SAM REQ; EXPANSION BUS REQ; FB REFRESH REQ; SYS BUS REO; and 10 SECONDARY SAM REQ. After servicing the current expansion bus request (step 423), the above assignments are applied in a concurrent test of all possible access requests (step 425). In the absence of any pending requests, the frame buffer access 15 arbitrator returns to the DEFAULT state 401. 5) In PRIMARY SAM REQ state 409, highest to lowest priorities are: SECONDARY SAM REQ; **EXPANSION BUS REQ**; 20 FB REFRESH REQ; SYS BUS REQ; and PRIMARY SAM REQ. After servicing the current expansion bus request (step 427), the above assignments are applied in a 25 concurrent test of all possible access requests (step 429). In the absence of any pending requests, the frame buffer access arbitrator returns to the DEFAULT state 401. 6) In FB REFRESH REQ state 411, highest to lowest priorities are: 30 EXPANSION BUS REQ; SECONDARY SAM REQ; PRIMARY SAM REQ; SYS BUS REQ; and FB REFRESH REQ. 35 After servicing the current expansion bus request (step 427), the above assignments are applied in a

concurrent test of all possible access requests (step 429). In

PCT/US96/05555

35

the absence of any pending requests, the frame buffer access arbitrator returns to the DEFAULT state 401.

Several observations may be made about the priority assignments illustrated in FIGS. 4A-4F. First, the relative priority that is assigned to a request by the expansion bus while in expansion bus request state 405 is not last, as would be expected in a round robin strategy, but is instead third. This is because the expansion bus 329 is expected to convey real time video data which has very severe latency requirements which preclude it from being held off for too long. Since requestors such as the system bus 301 and the frame buffer 317 (for refresh) can more easily tolerate a longer latency, and further because it is known that the expansion bus requests are intermittent (so that expansion bus requests cannot be made every cycle without interruption), the inventive priority strategy assigns the expansion bus request a higher relative priority even though a previous expansion bus request has just completed being serviced.

It is further observed that a number of potentially requesting entities are each assigned the same relative priority in two or more states. For example, the expansion bus request is assigned the highest priority twice: in both SYS BUS REQ state 403 and in FB REFRESH REQ state 411; the secondary SAM request is assigned the highest priority twice: in EXPANSION BUS REQ state 405 and in PRIMARY SAM REQ state 409; the system bus request is assigned the fourth priority three times: once in SECONDARY SAM REQ state 407, once in PRIMARY SAM REQ state 409, and once in FB REFRESH REQ state 403. Other instances of a requesting entity being assigned the same relative priority in two or more states can also be found in FIGS. 4A-4F.

Assigning priorities in this manner can create the appearance of potential "lock out" situations. For example, if each of the primary and secondary SAM requesting entities were actually to make a request during each clock cycle, then a situation could exist in which the states toggled unendingly back and forth between SECONDARY SAM REQ state 407 and PRIMARY SAM REQ state 409, since in each of these states the other state is given highest priority. However, because it is known that these requests do not, in practice, occur with this regularity, the designer may safely make the priority assignments as shown.

A preferred priority assignment scheme has been described with reference to a particular system environment. In general, the relative priority assignments within each of the states will vary for different systems. Factors

5

that a designer needs to consider in order to produce a balanced arbitration strategy include latency requirements associated with some or all of the potentially requesting entities, different bandwidth requirements for the potentially requesting entities, and overall system performance requirements.

The invention has been described with reference to a particular embodiment. However, it will be readily apparent to those skilled in the art that it is possible to embody the invention in specific forms other than those of the preferred embodiment described above. This may be done without departing from the spirit of the invention. For example, the arbitration scheme described here may be applied to systems having greater or fewer numbers of possible requesting devices. Furthermore, the types of requesting devices may differ from those shown here. Additionally, the shared resource need not be a frame buffer, but may alternatively be any other type of system resource for which requests may be made.

Accordingly, the preferred embodiment is merely illustrative and should not be considered restrictive in any way. The scope of the invention is given by the appended claims, rather than the preceding description, and all variations and equivalents which fall within the range of the claims are intended to be embraced therein.

#### WHAT IS CLAIMED IS:

1. A method of prioritizing computer resource access requests, comprising the steps of:

providing a number, n, of priority schemes in correspondence with a like number, n, of potentially requesting entities, wherein n is an integer greater than one, wherein each priority scheme designates relative priority of the potentially requesting entities with respect to one another, and whereby for each priority scheme there exists one corresponding potentially requesting entities; and a number, n-1, of noncorresponding potentially requesting entities;

selecting one of the priority schemes as a current priority scheme;

determining a set of currently requesting entities from the number of potentially requesting entities;

using the current priority scheme to select a highest priority requesting entity from the set of currently requesting entities; and

newly selecting one of the priority schemes as the current priority scheme, wherein the newly selected priority scheme corresponds to the highest priority requesting entity,

wherein at least one of the priority schemes designates a first priority for the corresponding potentially requesting entity, and a second priority for one of the noncorresponding potentially requesting entities, the first priority being higher than the second priority.

2. The method of claim 1, further comprising the step of providing a default priority scheme that designates relative priority of the potentially requesting entities with respect to one another,

and wherein the step of newly selecting one of the priority schemes as the current priority scheme further comprises selecting the default priority scheme as the current priority scheme whenever none of the potentially requesting entities are included in the set of currently requesting entities.

30

10

15

3. The method of claim 1, wherein:

the computer resource is a video frame buffer having a serial access mode (SAM) port; and

the potentially requesting entities include a system bus requestor, an expansion bus requestor, a video frame buffer refresh requestor, a primary SAM requestor and a secondary SAM requestor.

4. The method of claim 3, wherein:

first, second, third, fourth and fifth priority schemes are provided for, respectively, the system bus requestor, the expansion bus requestor, the primary SAM requestor, the secondary SAM requestor and the video frame buffer refresh requestor;

the first priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor, the video frame buffer refresh requestor and the system bus requestor;

the second priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the secondary SAM requestor, the primary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor and the system bus requestor;

the third priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the secondary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor, the system bus requestor and the primary SAM requestor;

the fourth priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the primary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor, the system bus requestor and the secondary SAM requestor; and

the fifth priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor, the system bus requestor and the video frame buffer refresh requestor.

5. The method of claim 4, further comprising the step of providing a default priority scheme that designates relative priority of the potentially requesting entities with respect to one another,

and wherein:

30

the step of newly selecting one of the priority schemes as the current priority scheme further comprises selecting the default priority scheme as the current priority scheme whenever none of the potentially requesting entities are included in the set of currently requesting entities; and

the default priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the system bus requestor, the

expansion bus requestor, the secondary SAM requestor, the primary SAM requestor and the video frame buffer refresh requestor.

6. An apparatus for prioritizing computer resource access requests, comprising:

means for providing a number, n, of priority schemes in correspondence with a like number, n, of potentially requesting entities, wherein n is an integer greater than one, wherein each priority scheme designates relative priority of the potentially requesting entities with respect to one another, and whereby for each priority scheme there exists one corresponding potentially requesting entity, and a number, n-1, of noncorresponding potentially requesting entities;

means for selecting one of the priority schemes as a current priority scheme;

means for determining a set of currently requesting entities from the number of potentially requesting entities;

means for using the current priority scheme to select a highest priority requesting entity from the set of currently requesting entities; and

means for newly selecting one of the priority schemes as the current priority scheme, wherein the newly selected priority scheme corresponds to the highest priority requesting entity,

wherein at least one of the priority schemes designates a first priority for the corresponding potentially requesting entity, and a second priority for one of the noncorresponding potentially requesting entities, the first priority being higher than the second priority.

- 7. The apparatus of claim 6, further comprising means for providing a default priority scheme that designates relative priority of the potentially requesting entities with respect to one another,
- and wherein the means for newly selecting one of the priority schemes as the current priority scheme further comprises means for selecting the default priority scheme as the current priority scheme whenever none of the potentially requesting entities are included in the set of currently requesting entities.

8. The apparatus of claim 6, wherein:

the computer resource is a video frame buffer having a serial access mode (SAM) port; and

the potentially requesting entities include a system bus requestor, an expansion bus requestor, a video frame buffer refresh requestor, a primary SAM requestor and a secondary SAM requestor.

## 9. The apparatus of claim 8, wherein:

first, second, third, fourth and fifth priority schemes are provided for, respectively, the system bus requestor, the expansion bus requestor, the primary SAM requestor, the secondary SAM requestor and the video frame buffer refresh requestor;

the first priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor, the video frame buffer refresh requestor and the system bus requestor;

the second priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the secondary SAM requestor, the primary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor and the system bus requestor;

the third priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the secondary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor, the system bus requestor and the primary SAM requestor;

the fourth priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the primary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor, the system bus requestor and the secondary SAM requestor; and

the fifth priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor, the system bus requestor and the video frame buffer refresh requestor.

The apparatus of claim 9, further comprising means for providing a default priority scheme that designates relative priority of the potentially
 requesting entities with respect to one another,

and wherein:

the means for newly selecting one of the priority schemes as the current priority scheme further comprises means for selecting the default priority scheme as the current priority scheme whenever none of the potentially requesting entities are included in the set of currently requesting entities; and

the default priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the system bus requestor, the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor and the video frame buffer refresh requestor.

10

20

11. A method of prioritizing computer resource access requests, comprising the steps of:

providing a number, n, of priority schemes in correspondence with a like number, n, of potentially requesting entities, wherein n is an integer greater than one, wherein each priority scheme designates relative priority of the potentially requesting entities with respect to one another, and wherein at least one of the potentially requesting entities has a same relative priority designation in at least two of the n priority schemes;

selecting one of the priority schemes as a current priority scheme; determining a set of currently requesting entities from the number of potentially requesting entities;

using the current priority scheme to select a highest priority requesting entity from the set of currently requesting entities; and

newly selecting one of the priority schemes as the current priority scheme, wherein the newly selected priority scheme corresponds to the highest priority requesting entity.

12. The method of claim 11, further comprising the step of providing a default priority scheme that designates relative priority of the potentially30 requesting entities with respect to one another,

and wherein the step of newly selecting one of the priority schemes as the current priority scheme further comprises selecting the default priority scheme as the current priority scheme whenever none of the potentially requesting entities are included in the set of currently requesting entities.

35

13. The method of claim 11, wherein:

the computer resource is a video frame buffer having a serial access mode (SAM) port; and

the potentially requesting entities include a system bus requestor, an expansion bus requestor, a video frame buffer refresh requestor, a primary 5 SAM requestor and a secondary SAM requestor.

### 14. The method of claim 13, wherein:

first, second, third, fourth and fifth priority schemes are provided for, respectively, the system bus requestor, the expansion bus requestor, the primary SAM requestor, the secondary SAM requestor and the video frame buffer refresh requestor;

the first priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor, the video frame buffer refresh requestor and the system bus requestor;

the second priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the secondary SAM requestor, the primary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor and the system bus requestor;

the third priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the secondary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor, the system bus requestor and the primary SAM requestor;

the fourth priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the primary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor, the system bus requestor and the secondary SAM requestor; and

the fifth priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor, the system bus requestor and the video frame buffer refresh requestor.

15. The method of claim 14, further comprising the step of providing a default priority scheme that designates relative priority of the potentially requesting entities with respect to one another,

and wherein:

the step of newly selecting one of the priority schemes as the current priority scheme further comprises selecting the default priority scheme as the current priority scheme whenever none of the potentially requesting entities are included in the set of currently requesting entities; and

the default priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the system bus requestor, the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor and the video frame buffer refresh requestor.

10 16. An apparatus for prioritizing computer resource access requests, comprising:

5

35

means for providing a number, n, of priority schemes in correspondence with a like number, n, of potentially requesting entities, wherein n is an integer greater than one, wherein each priority scheme designates relative priority of the potentially requesting entities with respect to one another, and wherein at least one of the potentially requesting entities has a same relative priority designation in at least two of the n priority schemes;

means for selecting one of the priority schemes as a current priority scheme;

20 means for determining a set of currently requesting entities from the number of potentially requesting entities;

means for using the current priority scheme to select a highest priority requesting entity from the set of currently requesting entities; and

means for newly selecting one of the priority schemes as the current priority scheme, wherein the newly selected priority scheme corresponds to the highest priority requesting entity.

17. The apparatus of claim 16, further comprising means for providing a default priority scheme that designates relative priority of the potentially requesting entities with respect to one another,

and wherein the means for newly selecting one of the priority schemes as the current priority scheme further comprises means for selecting the default priority scheme as the current priority scheme whenever none of the potentially requesting entities are included in the set of currently requesting entities.

18. The apparatus of claim 17, wherein:

the computer resource is a video frame buffer having a serial access mode (SAM) port; and

the potentially requesting entities include a system bus requestor, an expansion bus requestor, a video frame buffer refresh requestor, a primary SAM requestor and a secondary SAM requestor.

## 19. The apparatus of claim 16, wherein:

first, second, third, fourth and fifth priority schemes are provided for,
respectively, the system bus requestor, the expansion bus requestor, the
primary SAM requestor, the secondary SAM requestor and the video frame
buffer refresh requestor;

the first priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor, the video frame buffer refresh requestor and the system bus requestor;

the second priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the secondary SAM requestor, the primary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor and the system bus requestor;

the third priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the secondary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor, the system bus requestor and the primary SAM requestor;

the fourth priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the primary SAM requestor, the expansion bus requestor, the video frame buffer refresh requestor, the system bus requestor and the secondary SAM requestor; and

the fifth priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor, the system bus requestor and the video frame buffer refresh requestor.

20. The apparatus of claim 19, further comprising means for providing a default priority scheme that designates relative priority of the potentially requesting entities with respect to one another,

and wherein:

20

the means for newly selecting one of the priority schemes as the current priority scheme further comprises means for selecting the default priority scheme as the current priority scheme whenever none of the potentially requesting entities are included in the set of currently requesting entities; and

the default priority scheme designates, in the order of highest to lowest priority, the following relative priorities: the system bus requestor, the expansion bus requestor, the secondary SAM requestor, the primary SAM requestor and the video frame buffer refresh requestor.








FIG. 1 (PRIOR ART)







PCT/US96/05555


























# INTERNATIONAL SEARCH REPORT

Inte onal Application No PCT/US 96/05555

	•				
a. classi IPC 6	FICATION OF SUBJECT MATTER G06F13/362				
	o International Patent Classification (IPC) or to both national c	lassification and IPC			
	SEARCHED				
IPC 6	ocumentation searched (classification system followed by classi $606F$	fication symbols)			
Documentat	ion searched other than minimum documentation to the extent t	that such documents are inc	cluded in the fields searched		
Electronic d	ata base consulted during the international search (name of data	a base and, where practical,	, search terms used)		
C. DOCUM	IENTS CONSIDERED TO BE RELEVANT				
Category *	Citation of document, with indication, where appropriate, of t	the relevant passages	Relevant to claim N		
X	US,A,5 388 228 (HEATH ET AL) 7 1995	1,2,6,7, 11,12, 16,17			
	see abstract see column 2, line 30 - column see claims 1,2; figure 3	3, line 28			
X,P	GB,A,2 285 726 (FUJITSU LIMITE 1995	1,2,6,7, 11,12, 16,17			
	see page 4, line 1 - page 10, see page 12, line 8 - page 13, see claims 11,17,19,20; figure				
<b>A</b>	WO,A,94 00834 (VLSI TECHNOLOGY INCORPORATED) 6 January 1994 see page 4, line 8 - page 7, l see figure 1		3,8,13, 18		
Furt	her documents are listed in the continuation of box C.	X Patent family	y members are listed in annex.		
* Special categories of cited documents:  "A" document defining the general state of the art which is not		or priority date a cited to understan	ublished after the international filing date and not in conflict with the application but and the principle or theory underlying the		
considered to be of particular relevance  "E" earlier document but published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or		cannot be consid	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone		
which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or		"Y" document of part cannot be consid document is com	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-		
"P" docume	means ent published prior to the international filing date but han the priority date claimed	in the art.	abination being obvious to a person skilled er of the same patent family		
Date of the	actual completion of the international search	Date of mailing o	of the international search report		
2	9 August 1996	1	<b>1</b> 1. 09. <b>9</b> 6		
Name and	mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk	Authorized office			
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	McDona	igh, F		

#### INTERNATIONAL SEARCH REPORT

Information on patent family members

Inte onal Application No PCT/US 96/05555

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
US-A-5388228	07-02-95	US-A-	5506972	09-04-96
GB-A-2285726	19-07-95	JP-A-	7244635	19-09-95
WO-A-9400834	06-01-94	US-A- JP-T-	5319388 7508597	07-06-94 21-09-95