



- (51) **International Patent Classification:**  
*G06F 9/30* (2006.01)      *G06F 9/38* (2006.01)  
*G06F 12/08* (2006.01)
- (21) **International Application Number:**  
PCT/US2016/048370
- (22) **International Filing Date:**  
24 August 2016 (24.08.2016)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**  
14/866,921 26 September 2015 (26.09.2015) US
- (71) **Applicant: INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95054 (US).
- (72) **Inventors: MISHRA, Asit K.;** 2080 NW Thorncroft DR, APT 1126, Hillsboro, Oregon 97124 (US). **GROCHOWSKI, Edward T.;** 5565 Yale Dr, San Jose, California 95118 (US). **PEARCE, Jonathan D.;** 2111 Northeast 25th Avenue, JF4-350, Hillsboro, Oregon 97214 (US). **MARR, Deborah T.;** 2564 NW Pettygrove St, Portland, Oregon 97210 (US). **COHEN, Ehud;** Dakar St.74, 26430 Kiryat Motskin (IL). **OULD-AHMED-VALL, Elmoustapha;** 5000 W Chandler Blvd, M/S: CH7-401, Chandler, Arizona 85226 (US). **CORBAL SAN ADRIAN, Jesus;** Jordi Girona 1-3 Intel Labs, Barcelona, p3, Nexus II, 08034, 08034 Barcelona (ES). **VALENTINE, Robert;** Rechov Hadganiot 33-5, 36054 Kiryat Tivon (IL). **CHARNEY, Mark J.;** 610 Waltham St, Lexington, Massachusetts 02421 (US). **HUGHES, Christopher J.;** 3543 Druffel PI, Santa Clara, California 95051 (US). **GIRKAR, Milind B.;** 1049 W Olive Ave #3, Sunnyvale, California 94086 (US).

- (74) **Agent: VECCHIA, Brent E.;** Vecchia Patent Agent, c/o CPA Global, 900 Second Avenue South, Suite 600, Minneapolis, Minnesota 55402 (US).
- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).


**Declarations under Rule 4.17:**

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(H))

**Published:**

- with international search report (Art. 21(3))

(54) **Title:** DATA ELEMENT COMPARISON PROCESSORS, METHODS, SYSTEMS, AND INSTRUCTIONS



(57) **Abstract:** A processor includes a decode unit to decode an instruction that is to indicate a first source packed data operand that is to include at least four data elements, to indicate a second source packed data operand that is to include at least four data elements, and to indicate one or more destination storage locations. The execution unit, in response to the instruction, is to store at least one result mask operand in the destination storage location(s). The at least one result mask operand is to include a different mask element for each corresponding data element in one of the first and second source packed data operands in a same relative position. Each mask element is to indicate whether the corresponding data element in said one of the source packed data operands equals any of the data elements in the other of the source packed data operands.

WO 2017/052917 A1

**DATA ELEMENT COMPARISON PROCESSORS, METHODS, SYSTEMS, AND  
INSTRUCTIONS  
BACKGROUND**

Technical Field

5 Embodiments described herein generally relate to processors. In particular, embodiments described herein generally relate to processors to process packed data operands.

Background Information

10 Many processors have Single Instruction, Multiple Data (SIMD) architectures. In SIMD architectures, a packed data instruction, vector instruction, or SIMD instruction may operate on multiple data elements or multiple pairs of data elements simultaneously or in parallel. The processor may have parallel execution hardware responsive to the packed data instruction to perform the multiple operations simultaneously or in parallel.

15 Multiple data elements may be packed within one register or memory location as packed data or vector data. In packed data, the bits of the register or other storage location may be logically divided into a sequence of data elements. For example, a 256-bit wide packed data register may have four 64-bit wide data elements, eight 32-bit data elements, sixteen 16-bit data elements, etc. Each of the data elements may represent a separate individual piece of data (e.g., a pixel color, a component of a complex number, etc.), which may be operated upon separately and/or independently of the others.

20 **BRIEF DESCRIPTION OF THE DRAWINGS**

The invention may best be understood by referring to the following description and accompanying drawings that are used to illustrate embodiments. In the drawings:

**Figure 1** is a block diagram of a portion of an example sparse matrix.

25 **Figure 2** illustrates a compressed sparse row representation of a subset of the columns of rows 1 and 2 of the sparse matrix of **Figure 1**.

**Figure 3** is a block diagram of an embodiment of a processor that is operative to perform an embodiment of a data element comparison instruction.

**Figure 4** is a block flow diagram of an embodiment of a method of performing an embodiment of a data element comparison instruction.

30 **Figure 5** is a block diagram of a first example embodiment of a data element comparison operation.

**Figure 6** is a block diagram of a second example embodiment of a data element comparison operation.

35 **Figure 7** is a block diagram of a third example embodiment of a data element comparison operation.

Figure 8 comparison element data of embodiment example fourth diagram block

operation.

Figure 9 operation. consolidate element data masked example diagram block

Figure 10 data packed set suitable embodiment example diagram block

5 operation

Figure 11 data packed set suitable embodiment example diagram block

registers.

Figures 12A-C format instruction friendly vector generic illustrating diagrams block

10

Figure 13A-B friendly vector specific exemplary illustrating diagram block

instruction

Figure 14A-D friendly vector specific exemplary illustrating diagram block

instruction

Figure 15 architecture registers embodiment illustrating diagram block

15

Figure 16A and pipeline in-order of embodiment illustrating diagram block

embodiment

Figure 16B end front including processor embodiment illustrating diagram block

coupled

Figure 17A its with along core, processors multiple of embodiment illustrating diagram block

20 connection

Figure 17B Level of subset localities with and network, interconnection-die of

cache.

Figure 17C that of part of view expanded embodiment illustrating diagram block

processor

Figure 17A more have may that processor embodiment illustrating diagram block

25

Figure 18 graphics, integrated may and controller, memory, integrated have may

core, one

Figure 19 architecture, computer embodiment illustrating diagram block

Figure 20 architecture, computer embodiment illustrating diagram block

Figure 21 architecture, computer embodiment illustrating diagram block

Figure 22 architecture, computer embodiment illustrating diagram block

Figure 23 binary convert instruction converter instruction software use of diagram block

30

Figure 24 according instruction target instruction binary set instruction use of diagram block

instructions

Figure 25 invention

embodiments

EMBODIMENTS DESCRIPTION DETAILED

the execute processors instructions, comparison element data are herein Disclosed

35

instructions, performed methods process

instructions, performed methods process

and systems incorporating one or more processors to process or execute the instructions. In the following description, numerous specific details are set forth (e.g., specific instruction operations, data formats, processor configurations, microarchitectural details, sequences of operations, etc.). However, embodiments may be practiced without these specific details. In other instances, well-known circuits, structures and techniques have not been shown in detail to avoid obscuring the understanding of the description.

The data element comparison instructions disclosed herein are general-purpose instructions and are not limited to any known use. Rather, these instructions may be used for different purposes and/or in different ways based on the creativity of the programmer, compiler, or the like. In some embodiments, these instructions may be used to process data that is associated with sparse matrices, although the scope of the invention is not so limited. In some embodiments, these instructions may be used to process data associated with a compressed sparse row (CSR) representation, although the scope of the invention is not so limited. To further illustrate certain concepts, specific uses of these instructions to process indices in a CSR format, which may be used to represent indices and values of a sparse matrix, will be described, although it is to be appreciated that this is just one possible use of these instructions. Representatively, this may be useful in data analytics, high performance computing, machine learning, sparse linear algebra problems, and the like. In other embodiments, these instructions may be used to process other types of data besides sparse matrices and/or CSR format data. For example, these instructions may be used to process various different types of data, such as, for example, multimedia data, graphics data, sound data, video data, pixels, text string data, character string data, financial data, other types of integer data, or the like. Moreover, such processing of data may be used for different purposes, such as, for example, to identify duplicate data elements, select duplicate data elements, consolidate duplicate data elements, remove duplicate data elements, alter duplicate data elements, or for various other purposes.

**Figure 1** is a block diagram of a portion of an example sparse matrix 100. The matrix generally represents a two-dimensional data structure in which data values are arranged into rows and columns. The data values may also be referred to herein simply as values or data elements. The illustrated example sparse matrix is shown to have at least thirty nine columns and at least two rows, and optionally more. Alternatively, other sparse matrices may have more rows and/or fewer or more columns. The values of the first row are shown as  $a^*$  values, where the asterisk (\*) represents the column number having the value. Similarly, the values of the second row are shown as  $b^*$  values, where the asterisk (\*) represents the column number having the value. For example, the value in row 1 column 7 is  $a_7$ , the value in row 1 column 23 is  $a_{23}$ , the value in row 2 column 15 is  $b_{15}$ , and so

In many different applications it may be desirable to operate on two vectors, such as, for example, two rows of the sparse matrix. For example, this may be performed for sparse vector dot product calculations. Such sparse vector dot product calculations are commonly used in machine learning applications, for example. Examples of such machine learning applications are the kernelized support vector machine (SVM), the open source libSVM, kernelized principal component analysis, and the like. A frequently used kernel in such applications is the squared distance computation pattern, which is also known as the L2-norm between two vectors. The squared distance function,  $f$ , ( $\|f\|$ ) between two vectors  $\alpha$  and  $\beta$  is represented by Equation 1:

$$\|\alpha - \beta\|^2 = \alpha^2 + \beta^2 - 2\alpha \cdot \beta \quad \text{Equation 1}$$

The inner-product ( $\cdot$ ) between the two vectors  $\alpha$  and  $\beta$ , which may be sparse vectors, is represented as a dot product calculation as shown in Equation 2:

$$\alpha \cdot \beta = \sum \alpha(i) * \beta(i), 0 \leq i \leq \min(\text{length}(\alpha), \text{length}(\beta)) \quad \text{Equation 2}$$

Such sparse vector dot product calculations tend to significantly contribute to the overall computational time of machine learning and other applications. Accordingly, increasing the performance of performing such sparse vector dot product calculations may tend to help improve the performance of machine learning as well as other applications.

Referring again to **Figure 1**, the sparse matrix 100 may be referred to as sparse when a significant number or proportion of the values of the matrix are zero values. Often, such zero values have special mathematical properties, such as, for example, multiplication by zero generates a product of zero, or the like. For example, in the case of multiplication of values in different rows of the same column, such zero values may generate zero valued products, whereas multiplication of two non-zero values may generate non-zero values. By way of example, multiplication of the data elements in rows 1 and 2 of column 2 (i.e.,  $a_2 * 0$ ) generates a product of zero, whereas multiplication of the data elements in rows 1 and 2 of column 3 (i.e.,  $a_3 * b_3$ ) generates a non-zero product. Further, in the specific case of a multiply accumulate or dot product type of calculation, often such zero values may not contribute to the overall accumulation value or dot product.

Accordingly, in these and certain other uses, it may be desired to ignore these zero values of the sparse matrix. In the sparse matrix of this particular example, as shown by reference number 102 there are only three pairs of values from rows 1 and 2 occupying a common column which both include non-zero values. Specifically, this is true for  $a_3$  and  $b_3$ , for  $a_7$  and  $b_7$ , and for  $a_{23}$  and  $b_{23}$ . In some embodiments, it may be beneficial to be able to efficiently identify and/or isolate such pairs of values. As will be explained further below, the data element comparison instructions disclosed herein are useful for this purpose, although they are not limited to just this purpose.







and the second result mask operand 330 may instead optionally be stored in a packed data register in the set of packed data registers 320. For example, the result mask operands may be stored in a different packed data register than those used to store the first and second source packed data operands. Alternatively, a packed data register used for either the first source  
5 packed data operand or the second source packed data operand may optionally be reused to store the first and second result mask operands. For example, the instruction may indicate a source/destination packed data register that may implicitly or impliedly be understood by the processor to be used both initially for a source packed data operand and subsequently to store the result mask operands.

10 Referring again to **Figure 3**, the processor includes a decode unit or decoder 314. The decode unit may receive and decode the data element comparison instruction. The decode unit may output one or more relatively lower-level instructions or control signals 316 (e.g., one or more microinstructions, micro-operations, micro-code entry points, decoded instructions or control signals, etc.), which reflect, represent, and/or are derived from the relatively higher-level  
15 data element comparison instruction. In some embodiments, the decode unit may include one or more input structures (e.g., port(s), interconnect(s), an interface) to receive the data element comparison instruction, an instruction recognition and decode logic coupled therewith to recognize and decode the data element comparison instruction, and one or more output structures (e.g., port(s), interconnect(s), an interface) coupled therewith to output the lower-level  
20 instructions) or control signal(s). The decode unit may be implemented using various different mechanisms including, but not limited to, microcode read only memories (ROMs), look-up tables, hardware implementations, programmable logic arrays (PLAs), and other mechanisms suitable to implement decode units.

In some embodiments, instead of the data element comparison instruction being provided  
25 directly to the decode unit, an instruction emulator, translator, morpher, interpreter, or other instruction conversion module may optionally be used. Various types of instruction conversion modules may be implemented in software, hardware, firmware, or a combination thereof. In some embodiments, the instruction conversion module may be located outside the processor, such as, for example, on a separate die and/or in a memory (e.g., as a static, dynamic, or runtime  
30 emulation module). By way of example, the instruction conversion module may receive the data element comparison instruction, which may be of a first instruction set, and may emulate, translate, morph, interpret, or otherwise convert the data element comparison instruction into one or more corresponding intermediate instructions or control signals, which may be of a second different instruction set. The one or more intermediate instructions or control signals of the  
35 second instruction set may be provided to a decode unit (e.g., decode unit 314), which may

decode them into one or more lower-level instructions or control signals executable by native hardware of the processor (e.g., one or more execution units).

Referring again to **Figure 3**, the execution unit 318 is coupled with the decode unit 314, the packed data registers 320, and optionally the packed data operation mask registers 332 (e.g., when the result mask operands 328, 330 are to be stored therein). The execution unit may receive the one or more decoded or otherwise converted instructions or control signals 316 that represent and/or are derived from the data element comparison instruction. The execution unit may also receive the first source packed data operand 322 and the second source packed data operand 324. The execution unit may be operative in response to and/or as a result of the data element comparison instruction (e.g., in response to the one or more instructions or control signals decoded from the instruction) to store the first result mask operand 328 and the optional second result mask operand 330 in the one or more destination storage locations 326 indicated by the instruction. In some embodiments, at least one result mask operand (e.g., the first result mask operand 328) may include a different mask element for each corresponding data element in one of the first and second source packed data operands (e.g., the first source packed data operand 322) in a same relative position within the operands. In some embodiments, each mask element may indicate whether the corresponding data element in the aforementioned one of the first and second source packed data operands (e.g., the first result mask operand 328) equals any of the data elements in the other of the first and second source packed data operands (e.g., the second result mask operand 330).

In some embodiments, the first result mask operand 328 may include a different mask element for each corresponding data element in the first source packed data operand 322 in a same relative position within the operands, and each mask element of the first result mask operand 328 may indicate whether the corresponding data element in the first source packed data operand 322 equals any of the data elements in the second source packed data operand 324. In some embodiments, the second result mask operand 330 may include a different mask element for each corresponding data element in the second source packed data operand 330 in a same relative position within the operands, and each mask element of the second result mask operand 330 may indicate whether the corresponding data element in the second source packed data operand 324 equals any of the data elements in the first source packed data operand 322. In some embodiments, each mask element may be a single mask bit. In some embodiments, the result may be any of those shown and described for **Figures 5-8**, although the scope of the invention is not so limited.

The execution unit and/or the processor may include specific or particular logic (e.g., transistors, integrated circuitry, or other hardware potentially combined with firmware

(.S.E)



or more data elements, indicate a second source packed data operand including at least four data elements, or in some cases at least eight or more data elements, and indicate one or more destination storage locations. In some embodiments, the data elements may represent indices corresponding to a CSR representation, although the scope of the invention is not so limited.

5 At least one result mask operand may be stored in the one or more destination storage locations in response to and/or as a result of the data element comparison instruction, at block 438. The at least one result mask operand may include a different mask element for each corresponding data element in one of the first and second source packed data operands in a same relative position within the operands. Each mask element may indicate whether the  
10 corresponding data element in the aforementioned one of the first and second source packed data operands equals any of the data elements in the other of the first and second source packed data operands. In some embodiments, at least two result mask operands are stored. In some embodiments, the two result mask operands may be stored in a single mask register. In other embodiments, the two result mask operands may be stored in two different mask registers. In  
15 still other embodiments, the two result mask operands may be stored in a packed data operand, such as, for example, by storing a bit of each of the first and second result mask operands in each data element of the packed data operand.

The illustrated method involves architectural operations (e.g., those visible from a software perspective). In other embodiments, the method may optionally include one or more  
20 microarchitectural operations. By way of example, the instruction may be fetched, decoded, scheduled out-of-order, source operands may be accessed, an execution unit may perform microarchitectural operations to implement the instruction, etc. In some embodiments, the microarchitectural operations to implement the instruction may optionally include comparing each data element of the first source packed data operand with each data element of the second  
25 source packed data operand. In some embodiments, a crossbar based hardware comparison logic may be used to perform these comparisons.

In some embodiments, the method may optionally be performed during or as part of an algorithm to accelerate sparse vector-sparse vector arithmetic (e.g., a sparse vector-sparse vector dot product calculation), although the scope of the invention is not so limited. In some  
30 embodiments, the result mask operands stored in response to the instruction may be used to consolidate or collect together data elements that the result mask operands indicate are matching in the source packed data operands. For example, in some embodiments, the result mask operands may be indicated as a source operand of, and used by, a masked data element consolidation instruction. In other embodiments, the result mask operand(s) may be minimally  
35 processed and then resulting result mask operand(s) may be indicated as source operand(s)











characteristics for the operation 740 will primarily be described, without repeating all the optionally similar or common characteristics and details relative to the operation 540. However, it is to be appreciated that the previously described characteristics and details of the operation 540, including the variations and alternate embodiments thereof, may also optionally apply to the operation 740, unless stated otherwise or otherwise clearly apparent.

As in the embodiment of **Figure 7**, the instruction may specify or otherwise indicate a first source packed data operand 722, and may specify or otherwise indicate a second source packed data operand 724. The first and second source packed data operands may be input to an execution unit 718. The execution unit, responsive to the instruction (e.g., as controlled by one or more instructions or control signals 716 decoded from the instruction), may generate and store a result.

One difference of the embodiment of **Figure 7**, relative to the embodiment of **Figure 5**, is that the execution unit 718 may only generate and store a single result mask operand 728. In some embodiments, the single result mask operand may be stored in a mask register (e.g., a packed data operation mask register). In some embodiments, the single result mask operand may correspond to one of the first and second source packed data operands (e.g., in the illustrated example the first source packed data operand). In some embodiments, the result mask operand 728 and/or mask register 732 may be directly suitable for use as a source packed data operation mask operand for a masked packed data instruction, such as a masked or predicated data element consolidation instruction (e.g., such as, for example, a VPCOMPRESS instruction), although the scope of the invention is not limited to such a use. A different instance of the instruction (with the same opcode) may be performed again to generate the result mask operand for the other source packed data operand.

**Figure 8** is a block diagram illustrating a fourth example embodiment of a data element comparison operation 840 that may be performed in response to a fourth example embodiment of a data element comparison instruction. The operation 840 has certain similarities to the operation 540 of **Figure 5**. To avoid obscuring the description, the different and/or additional characteristics for the operation 840 will primarily be described, without repeating all the optionally similar or common characteristics and details relative to the operation 540. However, it is to be appreciated that the previously described characteristics and details of the operation 540, including the variations and alternate embodiments thereof, may also optionally apply to the operation 840, unless stated otherwise or otherwise clearly apparent.

As in the embodiment of **Figure 8**, the instruction may specify or otherwise indicate a first source packed data operand 822, and may specify or otherwise indicate a second source packed data operand 824. The first and second source packed data operands may be input to

$\frac{1}{2} \text{mol}$  of  $\text{C}_6\text{H}_6$  and  $\frac{1}{2} \text{mol}$  of  $\text{C}_6\text{H}_5\text{Cl}$  were placed in a 100 mL round-bottom flask equipped with a magnetic stirrer. The flask was cooled to  $0^\circ\text{C}$  in an ice-water bath. A solution of  $\text{FeCl}_3$  (0.1 mol) in 20 mL of  $\text{CH}_2\text{Cl}_2$  was added to the flask. The mixture was stirred for 15 minutes.

Figure 6

The reaction mixture was then poured into 100 mL of water. The organic phase was separated and washed with 20 mL of water. The combined organic phases were dried over  $\text{CaH}_2$  and concentrated under reduced pressure. The residue was purified by column chromatography (silica gel,  $\text{CH}_2\text{Cl}_2/\text{hexane}$ ) to give the product.

The product was obtained as a white solid. Yield: 85%.  $^1\text{H NMR}$  ( $\text{CDCl}_3$ )  $\delta$ : 7.2-7.4 (m, 5H), 2.3 (s, 3H).

The product was obtained as a white solid. Yield: 85%.  $^1\text{H NMR}$  ( $\text{CDCl}_3$ )  $\delta$ : 7.2-7.4 (m, 5H), 2.3 (s, 3H).

The product was obtained as a white solid. Yield: 85%.  $^1\text{H NMR}$  ( $\text{CDCl}_3$ )  $\delta$ : 7.2-7.4 (m, 5H), 2.3 (s, 3H).

The product was obtained as a white solid. Yield: 85%.  $^1\text{H NMR}$  ( $\text{CDCl}_3$ )  $\delta$ : 7.2-7.4 (m, 5H), 2.3 (s, 3H).

The product was obtained as a white solid. Yield: 85%.  $^1\text{H NMR}$  ( $\text{CDCl}_3$ )  $\delta$ : 7.2-7.4 (m, 5H), 2.3 (s, 3H).

The product was obtained as a white solid. Yield: 85%.  $^1\text{H NMR}$  ( $\text{CDCl}_3$ )  $\delta$ : 7.2-7.4 (m, 5H), 2.3 (s, 3H).

The product was obtained as a white solid. Yield: 85%.  $^1\text{H NMR}$  ( $\text{CDCl}_3$ )  $\delta$ : 7.2-7.4 (m, 5H), 2.3 (s, 3H).

The product was obtained as a white solid. Yield: 85%.  $^1\text{H NMR}$  ( $\text{CDCl}_3$ )  $\delta$ : 7.2-7.4 (m, 5H), 2.3 (s, 3H).

The product was obtained as a white solid. Yield: 85%.  $^1\text{H NMR}$  ( $\text{CDCl}_3$ )  $\delta$ : 7.2-7.4 (m, 5H), 2.3 (s, 3H).

The product was obtained as a white solid. Yield: 85%.  $^1\text{H NMR}$  ( $\text{CDCl}_3$ )  $\delta$ : 7.2-7.4 (m, 5H), 2.3 (s, 3H).



Figuras





data operation mask registers k1 through k7 (but not k0) may be addressed as a predicate operand to predicate a masked packed data operation. The register k0 may be used as a regular source or destination, but may not be encoded as a predicate operand (e.g., if k0 is specified it has a "no mask" encoding), although mis is not required.

5 **Figure 11** is a block diagram of an example embodiment of a suitable set of packed data registers 1120. The packed data registers include thirty-two 512-bit packed data registers labeled ZMM0 through ZMM31. In the illustrated embodiment, the lower order 256-bits of the lower sixteen registers, namely ZMM0-ZMM15, are aliased or overlaid on respective 256-bit packed data registers labeled YMM0-YMM15, although this is not required. Likewise, in the illustrated  
10 embodiment, the lower order 128-bits of the registers YMM0-YMM15 are aliased or overlaid on respective 128-bit packed data registers labeled XMM0-XMM15, although this also is not required. The 512-bit registers ZMM0 through ZMM31 are operative to hold 512-bit packed data, 256-bit packed data, or 128-bit packed data. The 256-bit registers YMM0-YMM15 are operative to hold 256-bit packed data or 128-bit packed data. The 128-bit registers XMM0-  
15 XMM15 are operative to hold 128-bit packed data. In some embodiments, each of the registers may be used to store either packed floating-point data or packed integer data. Different data element sizes are supported including at least 8-bit byte data, 16-bit word data, 32-bit doubleword, 32-bit single-precision floating point data, 64-bit quadword, and 64-bit double-precision floating point data. In alternate embodiments, different numbers of registers and/or  
20 different sizes of registers may be used. In still other embodiments, registers may or may not use aliasing of larger registers on smaller registers and/or may or may not be used to store floating point data.

An instruction set includes one or more instruction formats. A given instruction format defines various fields (number of bits, location of bits) to specify, among other things, the  
25 operation to be performed (opcode) and the operand(s) on which that operation is to be performed. Some instruction formats are further broken down though the definition of instruction templates (or subformats). For example, the instruction templates of a given instruction format may be defined to have different subsets of the instruction format's fields (the included fields are typically in the same order, but at least some have different bit positions  
30 because there are less fields included) and/or defined to have a given field interpreted differently. Thus, each instruction of an ISA is expressed using a given instruction format (and, if defined, in a given one of the instruction templates of that instruction format) and includes fields for specifying the operation and the operands. For example, an exemplary ADD instruction has a specific opcode and an instruction format that includes an opcode field to specify that opcode  
35 and operand fields to select operands (source1/destination and source2); and an occurrence









Figure 13A



Figure 13B



[REDACTED]

to one only need that sense optional field in instructions only to aspects of the support and/or support with element modes.

based on the reflect operator design position element that merge support template structure operation. augmented operation

zeroing- merge support template structure while write mask destination element allow mask vector merge When write mask operation (specified operation) existing update from protected

each value the preserve element operation; augmented operation) augmented operation when control, habit mask corresponding destination element

to extend during code destination element allow mask vector operation (specified operation) augmented operation) augmented operation

On a habit mask corresponding element destination element embodiment operation length vector control ability functional subset value.

one) the first from modified element names, (that performed write the Thus, consecutive that element necessary however, logical, arithmetic, including operation parallel allow 370 field mask

used mask write contains register write none select content 1370 field mask write which described in invention embodiment

performed) mask identifying 370 field mask write thus and content 370 field write mask allow additional instead embodiment alternative performed through specifically

field this immediate. special allow content 137 field Immediate friend vector generic implementation that sense optional

is used that instruction present and immediate format friend vector generic implementation that sense optional

With instructions differ between distinguished 136 field class B class A class between fields contents 13A-B. reference

is value specific indicated square error rounded if Figures 13A-B. instruction present

Instruction Templates of Class A

field a class template instruction access non-terminating

different

augmentation operation types are to be performed (e.g., round 13S2A.1 and data transform 1352A.2 are respectively specified for the no memory access, round type operation 1310 and the no memory access, data transform type operation 1315 instruction templates), while the beta field 13S4 distinguishes which of the operations of the specified type is to be performed. In the  
5 no memory access 1305 instruction templates, the scale field 1360, the displacement field 1362A, and the displacement scale field 1362B are not present.

#### No-Memory Access Instruction Templates - Full Round Control Type Operation

In the no memory access full round control type operation 1310 instruction template, the beta field 1354 is interpreted as a round control field 1354A, whose contents provide static  
10 rounding. While in the described embodiments of the invention the round control field 1354A includes a suppress all floating point exceptions (SAE) field 1356 and a round operation control field 1358, alternative embodiments may support may encode both these concepts into the same field or only have one or the other of these concepts/fields (e.g., may have only the round operation control field 1358).

15 SAE field 1356 - its content distinguishes whether or not to disable the exception event reporting; when the SAE field's 1356 content indicates suppression is enabled, a given instruction does not report any kind of floating-point exception flag and does not raise any floating point exception handler.

Round operation control field 1358 - its content distinguishes which one of a group of  
20 rounding operations to perform (e.g., Round-up, Round-down, Round-towards-zero and Round-to-nearest). Thus, the round operation control field 1358 allows for the changing of the rounding mode on a per instruction basis. In one embodiment of the invention where a processor includes a control register for specifying rounding modes, the round operation control field's 1350 content overrides that register value.

#### 25 No Memory Access Instruction Templates - Data Transform Type Operation

In the no memory access data transform type operation 1315 instruction template, the beta field 1354 is interpreted as a data transform field 1354B, whose content distinguishes which one of a number of data transforms is to be performed (e.g., no data transform, swizzle, broadcast).

In the case of a memory access 1320 instruction template of class A, the alpha field 1352 is  
30 interpreted as an eviction hint field 1352B, whose content distinguishes which one of the eviction hints is to be used (in Figure 13A, temporal 1352B.1 and non-temporal 1352B.2 are respectively specified for the memory access, temporal 1325 instruction template and the memory access, non-temporal 1330 instruction template), while the beta field 1354 is interpreted as a data manipulation field 1354C, whose content distinguishes which one of a number of data  
35 manipulation operations (also known as primitives) is to be performed (e.g., no manipulation;



field 1359A allows for the changing of the rounding mode on a per instruction basis. In one embodiment of the invention where a processor includes a control register for specifying rounding modes, the round operation control field's 13S0 content overrides that register value.

5 In the no memory access, write mask control, VSIZE type operation 1317 instruction template, the rest of the beta field 1354 is interpreted as a vector length field 13S9B, whose content distinguishes which one of a number of data vector lengths is to be performed on (e.g., 128, 256, or 512 byte).

10 In the case of a memory access 1320 instruction template of class B, part of the beta field 1354 is interpreted as a broadcast field 1357B, whose content distinguishes whether or not the broadcast type data manipulation operation is to be performed, while the rest of the beta field 1354 is interpreted the vector length field 1359B. The memory access 1320 instruction templates include the scale field 1360, and optionally the displacement field 1362A or the displacement scale field 1362B.

15 With regard to the generic vector friendly instruction format 1300, a full opcode field 1374 is shown including the format field 1340, the base operation field 1342, and the data element width field 1364. While one embodiment is shown where the full opcode field 1374 includes all of these fields, the full opcode field 1374 includes less than all of these fields in embodiments that do not support all of them. The full opcode field 1374 provides the operation code (opcode).

20 The augmentation operation field 1350, the data element width field 1364, and the write mask field 1370 allow these features to be specified on a per instruction basis in the generic vector friendly instruction format.

The combination of write mask field and data element width field create typed instructions in that they allow the mask to be applied based on different data element widths.

25 The various instruction templates found within class A and class B are beneficial in different situations. In some embodiments of the invention, different processors or different cores within a processor may support only class A, only class B, or both classes. For instance, a high performance general purpose out-of-order core intended for general-purpose computing may support only class B, a core intended primarily for graphics and/or scientific (throughput) computing may support only class A, and a core intended for both may support both (of course, a core that has some mix of templates and instructions from both classes but not all templates and instructions from both classes is within the purview of the invention). Also, a single processor may include multiple cores, all of which support the same class or in which different cores support different class. For instance, in a processor with separate graphics and general purpose cores, one of the graphics cores intended primarily for graphics and/or scientific computing may support only class A, while one or more of the general purpose cores may be high performance  
35



Format Field 1340 (EVEX Byte 0, bits [7:0]) - the first byte (EVEX Byte 0) is the format field 1340 and it contains 0x62 (the unique value used for distinguishing the vector friendly instruction format in one embodiment of the invention).

5 The second-fourth bytes (EVEX Bytes 1-3) include a number of bit fields providing specific capability.

10 REX field 1405 (EVEX Byte 1, bits [7-5]) - consists of a EVEX.R bit field (EVEX Byte 1, bit [7] - R), EVEX.X bit field (EVEX byte 1, bit [6] - X), and 1357BEX byte 1, bit[5] - B). The EVEX.R, EVEX.X, and EVEX.B bit fields provide the same functionality as the corresponding VEX bit fields, and are encoded using Is complement form, i.e. ZMM0 is encoded as 121IB, ZMM15 is encoded as 0000B. Other fields of the instructions encode the lower three bits of the register indexes as is known in the art (rrr, xxx, and bbb), so that Rrrr, Xxxx, and Bbbb may be formed by adding EVEX.R, EVEX.X, and EVEX.B.

15 REX' field 1310 - this is the first part of the REX' field 1310 and is the EVEX.R' bit field (EVEX Byte 1, bit [4] - R') that is used to encode either the upper 16 or lower 16 of the extended 32 register set. In one embodiment of the invention, this bit, along with others as indicated below, is stored in bit inverted format to distinguish (in the well-known x86 32-bit mode) from the BOUND instruction, whose real opcode byte is 62, but does not accept in the MOD R/M field (described below) the value of 11 in the MOD field; alternative embodiments of the invention do not store this and the other indicated bits below in the inverted format. A value of 1  
20 is used to encode the lower 16 registers. In other words, R'Rrrr is formed by combining EVEX.R', EVEX.R, and the other RRR from other fields.

Opcode map field 1415 (EVEX byte 1, bits [3:0] - mmmm) - its content encodes an implied leading opcode byte (OF, OF 38, or OF 3).

25 Data element width field 1364 (EVEX byte 2, bit [7] - W) - is represented by the notation EVEX.W. EVEX.W is used to define the granularity (size) of the datatype (either 32-bit data elements or 64-bit data elements).

30 EVEX.vvvv 1420 (EVEX Byte 2, bits [6:3]-ww> the role of EVEX.ww may include the following: 1) EVEX.vvvv encodes the first source register operand, specified in inverted (Is complement) form and is valid for instructions with 2 or more source operands; 2) EVEX.vvvv encodes the destination register operand, specified in Is complement form for certain vector shifts; or 3) EVEX.vvvv does not encode any operand, the field is reserved and should contain 121 lb. Thus, EVEX.vvvv field 1420 encodes the 4 low-order bits of the first source register specifier stored in inverted (Is complement) form. Depending on the instruction, an extra different EVEX bit field is used to extend the specifier size to 32 registers.

35 EVEX.U 1368 Class field (EVEX byte 2, bit [2]-U) - If EVEX.U = 0, it indicates class A

or EVEX.UO; if EVEX.U = 1, it indicates class B or EVEX.U1 .

Prefix encoding field 1425 (EVEX byte 2, bits [1:0]-pp) - provides additional bits for the base operation field. In addition to providing support for the legacy SSE instructions in the EVEX prefix format, this also has the benefit of compacting the SIMD prefix (rather than requiring a byte to express the SIMD prefix, the EVEX prefix requires only 2 bits). In one embodiment, to support legacy SSE instructions that use a SIMD prefix (66H, F2H, F3H) in both the legacy format and in the EVEX prefix format, these legacy SIMD prefixes are encoded into the SIMD prefix encoding field; and at runtime are expanded into the legacy SIMD prefix prior to being provided to the decoder's PLA (so the PLA can execute both the legacy and EVEX format of these legacy instructions without modification). Although newer instructions could use the EVEX prefix encoding field's content directly as an opcode extension, certain embodiments expand in a similar fashion for consistency but allow for different meanings to be specified by these legacy SIMD prefixes. An alternative embodiment may redesign the PLA to support the 2 bit SIMD prefix encodings, and thus not require the expansion.

Alpha field 1352 (EVEX byte 3, bit [7] - EH; also known as EVEX.EH, EVEX.rs, EVEX.RL, EVEX.write mask control, and EVEX.N; also illustrated with a) - as previously described, this field is context specific.

Beta field 1354 (EVEX byte 3, bits [6:4]-SSS, also known as EVEX.s<sub>2</sub>-o, EVEX.r<sub>2</sub>-o, EVEX.rrl, EVEX.LL0, EVEX.LLB; also illustrated with βββ) - as previously described, this field is context specific.

REX' field 1310 - this is the remainder of the REX' field and is the EVEX.V bit field (EVEX Byte 3, bit [3] - V ) that may be used to encode either the upper 16 or lower 16 of the extended 32 register set. This bit is stored in bit inverted format. A value of 1 is used to encode the lower 16 registers. In other words, V'VVW is formed by combining EVEX.V, EVEX.vvw.

Write mask field 1370 (EVEX byte 3, bits [2:0]-kkk) - its content specifies the index of a register in the write mask registers as previously described. In one embodiment of the invention, the specific value EVEX.kkk=000 has a special behavior implying no write mask is used for the particular instruction (this may be implemented in a variety of ways including the use of a write mask hardwired to all ones or hardware that bypasses the masking hardware).

Real Opcode Field 1430 (Byte 4) is also known as the opcode byte. Part of the opcode is specified in this field.

MOD R/M Field 1440 (Byte 5) includes MOD field 1442, Reg field 1444, and R/M field 1446. As previously described, the MOD field's 1442 content distinguishes between memory access and non-memory access operations. The role of Reg field 1444 can be summarized

two situations: encoding either the destination register operand or a source register operand, or be treated as an opcode extension and not used to encode any instruction operand. The role of R/M field 1446 may include the following: encoding the instruction operand that references a memory address, or encoding either the destination register operand or a source register operand.

5       Scale, Index, Base (SIB) Byte (Byte 6) - As previously described, the scale field's 13S0 content is used for memory address generation. SIB.xxx 1454 and SIB.bbb 14S6 - the contents of these fields have been previously referred to with regard to the register indexes Xxxx and Bbbb.

10       Displacement field 1362A (Bytes 7-10) - when MOD field 1442 contains 10, bytes 7-10 are the displacement field 1362A, and it works the same as the legacy 32-bit displacement (disp32) and works at byte granularity.

15       Displacement factor field 1362B (Byte 7) - when MOD field 1442 contains 01, byte 7 is the displacement factor field 1362B. The location of this field is that same as that of the legacy x86 instruction set 8-bit displacement (disp8), which works at byte granularity. Since disp8 is sign extended, it can only address between -128 and 137 bytes offsets; in terms of 64 byte cache lines, disp8 uses 8 bits that can be set to only four really useful values -128, -64, 0, and 64; since a greater range is often needed, disp32 is used; however, disp32 requires 4 bytes. In contrast to disp8 and disp32, the displacement factor field 1362B is a reinterpretation of disp8; when using displacement factor field 1362B, the actual displacement is determined by the content of the displacement factor field multiplied by the size of the memory operand access (N). This type of displacement is referred to as  $\text{disp8} * N$ . This reduces the average instruction length (a single byte of used for the displacement but with a much greater range). Such compressed displacement is based on the assumption that the effective displacement is multiple of the granularity of the memory access, and hence, the redundant low-order bits of the address offset do not need to be encoded. In other words, the displacement factor field 1362B substitutes the legacy x86 instruction set 8-bit displacement. Thus, the displacement factor field 1362B is encoded the same way as an x86 instruction set 8-bit displacement (so no changes in the ModRM/SIB encoding rules) with the only exception that disp8 is overloaded to  $\text{disp8} * N$ . In other words, there are no changes in the encoding rules or encoding lengths but only in the interpretation of the displacement value by hardware (which needs to scale the displacement by the size of the memory operand to obtain a byte-wise address offset).

Immediate field 1372 operates as previously described.

### Full Opcode Field

35       Figure 14B is a block diagram illustrating the fields of the specific vector friendly instruction format 1400 that make up the full opcode field 1374 according to one embodiment

the invention. Specifically, the full opcode field 1374 includes the format field 1340, the base operation field 1342, and the data element width (W) field 1364. The base operation field 1342 includes the prefix encoding field 142S, the opcode map field 1415, and the real opcode field 1430.

## 5 **Register Index Field**

**Figure 14C** is a block diagram illustrating the fields of the specific vector friendly instruction format 1400 that make up the register index field 1344 according to one embodiment of the invention. Specifically, the register index field 1344 includes the REX field 140S, the REX' field 1410, the MODR/M.reg field 1444, the MODR/M.r/m field 1446, the W W field 10 1420, xxx field 1454, and the bbb field 1456.

## **Augmentation Operation Field**

**Figure 14D** is a block diagram illustrating the fields of the specific vector friendly instruction format 1400 that make up the augmentation operation field 1350 according to one embodiment of the invention. When the class (U) field 1368 contains 0, it signifies EVEX.U0 (class A 1368A); when it contains 1, it signifies EVEX.U1 (class B 1368B). When U=0 and the 15 MOD field 1442 contains 11 (signifying a no memory access operation), the alpha field 1352 (EVEX byte 3, bit [7] - EH) is interpreted as the rs field 1352A. When the rs field 1352A contains a 1 (round 1352A.1), the beta field 1354 (EVEX byte 3, bits [6:4]- SSS) is interpreted as the round control field 1354A. The round control field 1354A includes a one bit SAE field 20 1356 and a two bit round operation field 1358. When the rs field 1352A contains a 0 (data transform 1352A.2), the beta field 1354 (EVEX byte 3, bits [6:4]- SSS) is interpreted as a three bit data transform field 1354B. When U=0 and the MOD field 1442 contains 00, 01, or 10 (signifying a memory access operation), the alpha field 1352 (EVEX byte 3, bit [7] - EH) is interpreted as the eviction hint (EH) field 1352B and the beta field 1354 (EVEX byte 3, bits 25 [6:4]- SSS) is interpreted as a three bit data manipulation field 1354C.

When U=1, the alpha field 1352 (EVEX byte 3, bit [7] - EH) is interpreted as the write mask control (Z) field 1352C. When U=1 and the MOD field 1442 contains 11 (signifying a no memory access operation), part of the beta field 1354 (EVEX byte 3, bit [4]- So) is interpreted as the RL field 1357A; when it contains a 1 (round 1357A.1) the rest of the beta field 1354 (EVEX 30 byte 3, bit [6-5]- S<sub>2</sub>-1) is interpreted as the round operation field 1359A, while when the RL field 1357A contains a 0 (VSIZE 1357.A2) the rest of the beta field 1354 (EVEX byte 3, bit [6-5]- S<sub>2</sub>-1) is interpreted as the vector length field 1359B (EVEX byte 3, bit [6-5]- L<sub>i</sub><sup>^</sup>). When U=1 and the MOD field 1442 contains 00, 01, or 10 (signifying a memory access operation), the beta field 1354 (EVEX byte 3, bits [6:4]- SSS) is interpreted as the vector length field 1359B (EVEX byte 35 3, bit [6-5]- L<sub>i</sub>.o) and the broadcast field 1357B (EVEX byte 3, bit [4]-

**Exemplary Register Architecture**

**Figure 15** is a block diagram of a register architecture 1500 according to one embodiment of the invention. In the embodiment illustrated, there are 32 vector registers IS10 that are 512 bits wide; these registers are referenced as zmm0 through zmm31. The lower order 256 bits of the lower 16 zmm registers are overlaid on registers ymm0-16. The lower order 128 bits of the lower 16 zmm registers (the lower order 128 bits of the ymm registers) are overlaid on registers xmm0-15. The specific vector friendly instruction format 1400 operates on these overlaid register file as illustrated in the below tables.

Adjustable Vector Length	Class	Operations	Registers
Instruction Templates that do not include the vector length field 1359B	A (Figure 13A; U=0)	1310, 1315, 1325, 1330	zmm registers (the vector length is 64 byte)
	B (Figure 13B; U=1)	1312	zmm registers (the vector length is 64 byte)
Instruction templates that do include the vector length field 1359B	B (Figure 13B; U=1)	1317, 1327	zmm, ymm, or xmm registers (the vector length is 64 byte, 32 byte, or 16 byte) depending on the vector length field 1359B

In other words, the vector length field 1359B selects between a maximum length and one or more other shorter lengths, where each such shorter length is half the length of the preceding length; and instructions templates without the vector length field 1359B operate on the maximum vector length. Further, in one embodiment, the class B instruction templates of the specific vector friendly instruction format 1400 operate on packed or scalar single/double-precision floating point data and packed or scalar integer data. Scalar operations are operations performed on the lowest order data element position in an zmm/ymm/xmm register; the higher order data element positions are either left the same as they were prior to the instruction or zeroed depending on the embodiment.

Write mask registers 1515 - in the embodiment illustrated, there are 8 write mask registers (k0 through k7), each 64 bits in size. In an alternate embodiment, the write mask registers 1515 are 16 bits in size. As previously described, in one embodiment of the invention, the vector mask register k0 cannot be used as a write mask; when the encoding that would normally indicate k0 is used for a write mask, it selects a hardwired write mask of 0xFFFF, effectively disabling write masking for that instruction.

General-purpose registers 1S2S - in the embodiment illustrated, there are sixteen 64-bit general-purpose registers that are used along with the existing x86 addressing modes to address memory operands. These registers are referenced by the names RAX, RBX, RCX, RDX, RBP, RSI, RDI, RSP, and R8 through R15.

5 Scalar floating point stack register file (x87 stack) 1545, on which is aliased the MMX packed integer flat register file 1550 - in the embodiment illustrated, the x87 stack is an eight-element stack used to perform scalar floating-point operations on 32/64/80-bit floating point data using the x87 instruction set extension; while the MMX registers are used to perform operations on 64-bit packed integer data, as well as to hold operands for some operations performed  
10 between the MMX and XMM registers.

Alternative embodiments of the invention may use wider or narrower registers. Additionally, alternative embodiments of the invention may use more, less, or different register files and registers.

### **Exemplary Core Architectures, Processors, and Computer Architectures**

15 Processor cores may be implemented in different ways, for different purposes, and in different processors. For instance, implementations of such cores may include: 1) a general purpose in-order core intended for general-purpose computing; 2) a high performance general purpose out-of-order core intended for general-purpose computing; 3) a special purpose core intended primarily for graphics and/or scientific (throughput) computing. Implementations of  
20 different processors may include: 1) a CPU including one or more general purpose in-order cores intended for general-purpose computing and/or one or more general purpose out-of-order cores intended for general-purpose computing; and 2) a coprocessor including one or more special purpose cores intended primarily for graphics and/or scientific (throughput). Such different processors lead to different computer system architectures, which may include: 1) the  
25 coprocessor on a separate chip from the CPU; 2) the coprocessor on a separate die in the same package as a CPU; 3) the coprocessor on the same die as a CPU (in which case, such a coprocessor is sometimes referred to as special purpose logic, such as integrated graphics and/or scientific (throughput) logic, or as special purpose cores); and 4) a system on a chip that may include on the same die the described CPU (sometimes referred to as the application core(s) or  
30 application processors)), the above described coprocessor, and additional functionality. Exemplary core architectures are described next, followed by descriptions of exemplary processors and computer architectures.

### **Exemplary Core Architectures**

#### **In-order and out-of-order core block diagram**

35 **Figure 16A** is a block diagram illustrating both an exemplary in-order pipeline and an

to  
 10  
 11  
 12  
 13  
 14  
 15  
 16  
 17  
 18  
 19  
 20  
 21  
 22  
 23  
 24  
 25  
 26  
 27  
 28  
 29  
 30  
 31  
 32  
 33  
 34  
 35  
 36  
 37  
 38  
 39  
 40  
 41  
 42  
 43  
 44  
 45  
 46  
 47  
 48  
 49  
 50  
 51  
 52  
 53  
 54  
 55  
 56  
 57  
 58  
 59  
 60  
 61  
 62  
 63  
 64  
 65  
 66  
 67  
 68  
 69  
 70  
 71  
 72  
 73  
 74  
 75  
 76  
 77  
 78  
 79  
 80  
 81  
 82  
 83  
 84  
 85  
 86  
 87  
 88  
 89  
 90  
 91  
 92  
 93  
 94  
 95  
 96  
 97  
 98  
 99  
 100  
 101  
 102  
 103  
 104  
 105  
 106  
 107  
 108  
 109  
 110  
 111  
 112  
 113  
 114  
 115  
 116  
 117  
 118  
 119  
 120  
 121  
 122  
 123  
 124  
 125  
 126  
 127  
 128  
 129  
 130  
 131  
 132  
 133  
 134  
 135  
 136  
 137  
 138  
 139  
 140  
 141  
 142  
 143  
 144  
 145  
 146  
 147  
 148  
 149  
 150  
 151  
 152  
 153  
 154  
 155  
 156  
 157  
 158  
 159  
 160  
 161  
 162  
 163  
 164  
 165  
 166  
 167  
 168  
 169  
 170  
 171  
 172  
 173  
 174  
 175  
 176  
 177  
 178  
 179  
 180  
 181  
 182  
 183  
 184  
 185  
 186  
 187  
 188  
 189  
 190  
 191  
 192  
 193  
 194  
 195  
 196  
 197  
 198  
 199  
 200  
 201  
 202  
 203  
 204  
 205  
 206  
 207  
 208  
 209  
 210  
 211  
 212  
 213  
 214  
 215  
 216  
 217  
 218  
 219  
 220  
 221  
 222  
 223  
 224  
 225  
 226  
 227  
 228  
 229  
 230  
 231  
 232  
 233  
 234  
 235  
 236  
 237  
 238  
 239  
 240  
 241  
 242  
 243  
 244  
 245  
 246  
 247  
 248  
 249  
 250  
 251  
 252  
 253  
 254  
 255  
 256  
 257  
 258  
 259  
 260  
 261  
 262  
 263  
 264  
 265  
 266  
 267  
 268  
 269  
 270  
 271  
 272  
 273  
 274  
 275  
 276  
 277  
 278  
 279  
 280  
 281  
 282  
 283  
 284  
 285  
 286  
 287  
 288  
 289  
 290  
 291  
 292  
 293  
 294  
 295  
 296  
 297  
 298  
 299  
 300  
 301  
 302  
 303  
 304  
 305  
 306  
 307  
 308  
 309  
 310  
 311  
 312  
 313  
 314  
 315  
 316  
 317  
 318  
 319  
 320  
 321  
 322  
 323  
 324  
 325  
 326  
 327  
 328  
 329  
 330  
 331  
 332  
 333  
 334  
 335  
 336  
 337  
 338  
 339  
 340  
 341  
 342  
 343  
 344  
 345  
 346  
 347  
 348  
 349  
 350  
 351  
 352  
 353  
 354  
 355  
 356  
 357  
 358  
 359  
 360  
 361  
 362  
 363  
 364  
 365  
 366  
 367  
 368  
 369  
 370  
 371  
 372  
 373  
 374  
 375  
 376  
 377  
 378  
 379  
 380  
 381  
 382  
 383  
 384  
 385  
 386  
 387  
 388  
 389  
 390  
 391  
 392  
 393  
 394  
 395  
 396  
 397  
 398  
 399  
 400  
 401  
 402  
 403  
 404  
 405  
 406  
 407  
 408  
 409  
 410  
 411  
 412  
 413  
 414  
 415  
 416  
 417  
 418  
 419  
 420  
 421  
 422  
 423  
 424  
 425  
 426  
 427  
 428  
 429  
 430  
 431  
 432  
 433  
 434  
 435  
 436  
 437  
 438  
 439  
 440  
 441  
 442  
 443  
 444  
 445  
 446  
 447  
 448  
 449  
 450  
 451  
 452  
 453  
 454  
 455  
 456  
 457  
 458  
 459  
 460  
 461  
 462  
 463  
 464  
 465  
 466  
 467  
 468  
 469  
 470  
 471  
 472  
 473  
 474  
 475  
 476  
 477  
 478  
 479  
 480  
 481  
 482  
 483  
 484  
 485  
 486  
 487  
 488  
 489  
 490  
 491  
 492  
 493  
 494  
 495  
 496  
 497  
 498  
 499  
 500  
 501  
 502  
 503  
 504  
 505  
 506  
 507  
 508  
 509  
 510  
 511  
 512  
 513  
 514  
 515  
 516  
 517  
 518  
 519  
 520  
 521  
 522  
 523  
 524  
 525  
 526  
 527  
 528  
 529  
 530  
 531  
 532  
 533  
 534  
 535  
 536  
 537  
 538  
 539  
 540  
 541  
 542  
 543  
 544  
 545  
 546  
 547  
 548  
 549  
 550  
 551  
 552  
 553  
 554  
 555  
 556  
 557  
 558  
 559  
 560  
 561  
 562  
 563  
 564  
 565  
 566  
 567  
 568  
 569  
 570  
 571  
 572  
 573  
 574  
 575  
 576  
 577  
 578  
 579  
 580  
 581  
 582  
 583  
 584  
 585  
 586  
 587  
 588  
 589  
 590  
 591  
 592  
 593  
 594  
 595  
 596  
 597  
 598  
 599  
 600  
 601  
 602  
 603  
 604  
 605  
 606  
 607  
 608  
 609  
 610  
 611  
 612  
 613  
 614  
 615  
 616  
 617  
 618  
 619  
 620  
 621  
 622  
 623  
 624  
 625  
 626  
 627  
 628  
 629  
 630  
 631  
 632  
 633  
 634  
 635  
 636  
 637  
 638  
 639  
 640  
 641  
 642  
 643  
 644  
 645  
 646  
 647  
 648  
 649  
 650  
 651  
 652  
 653  
 654  
 655  
 656  
 657  
 658  
 659  
 660  
 661  
 662  
 663  
 664  
 665  
 666  
 667  
 668  
 669  
 670  
 671  
 672  
 673  
 674  
 675  
 676  
 677  
 678  
 679  
 680  
 681  
 682  
 683  
 684  
 685  
 686  
 687  
 688  
 689  
 690  
 691  
 692  
 693  
 694  
 695  
 696  
 697  
 698  
 699  
 700  
 701  
 702  
 703  
 704  
 705  
 706  
 707  
 708  
 709  
 710  
 711  
 712  
 713  
 714  
 715  
 716  
 717  
 718  
 719  
 720  
 721  
 722  
 723  
 724  
 725  
 726  
 727  
 728  
 729  
 730  
 731  
 732  
 733  
 734  
 735  
 736  
 737  
 738  
 739  
 740  
 741  
 742  
 743  
 744  
 745  
 746  
 747  
 748  
 749  
 750  
 751  
 752  
 753  
 754  
 755  
 756  
 757  
 758  
 759  
 760  
 761  
 762  
 763  
 764  
 765  
 766  
 767  
 768  
 769  
 770  
 771  
 772  
 773  
 774  
 775  
 776  
 777  
 778  
 779  
 780  
 781  
 782  
 783  
 784  
 785  
 786  
 787  
 788  
 789  
 790  
 791  
 792  
 793  
 794  
 795  
 796  
 797  
 798  
 799  
 800  
 801  
 802  
 803  
 804  
 805  
 806  
 807  
 808  
 809  
 810  
 811  
 812  
 813  
 814  
 815  
 816  
 817  
 818  
 819  
 820  
 821  
 822  
 823  
 824  
 825  
 826  
 827  
 828  
 829  
 830  
 831  
 832  
 833  
 834  
 835  
 836  
 837  
 838  
 839  
 840  
 841  
 842  
 843  
 844  
 845  
 846  
 847  
 848  
 849  
 850  
 851  
 852  
 853  
 854  
 855  
 856  
 857  
 858  
 859  
 860  
 861  
 862  
 863  
 864  
 865  
 866  
 867  
 868  
 869  
 870  
 871  
 872  
 873  
 874  
 875  
 876  
 877  
 878  
 879  
 880  
 881  
 882  
 883  
 884  
 885  
 886  
 887  
 888  
 889  
 890  
 891  
 892  
 893  
 894  
 895  
 896  
 897  
 898  
 899  
 900  
 901  
 902  
 903  
 904  
 905  
 906  
 907  
 908  
 909  
 910  
 911  
 912  
 913  
 914  
 915  
 916  
 917  
 918  
 919  
 920  
 921  
 922  
 923  
 924  
 925  
 926  
 927  
 928  
 929  
 930  
 931  
 932  
 933  
 934  
 935  
 936  
 937  
 938  
 939  
 940  
 941  
 942  
 943  
 944  
 945  
 946  
 947  
 948  
 949  
 950  
 951  
 952  
 953  
 954  
 955  
 956  
 957  
 958  
 959  
 960  
 961  
 962  
 963  
 964  
 965  
 966  
 967  
 968  
 969  
 970  
 971  
 972  
 973  
 974  
 975  
 976  
 977  
 978  
 979  
 980  
 981  
 982  
 983  
 984  
 985  
 986  
 987  
 988  
 989  
 990  
 991  
 992  
 993  
 994  
 995  
 996  
 997  
 998  
 999  
 1000

1656





Specific Exemplary In-Order Core Architecture

# Core

architecture, which core would be one of several logic blocks (including other cores of the same type and/or different types) in a chip. The logic blocks communicate through a high-bandwidth interconnect network (e.g., a ring network) with some fixed function logic, memory I/O interfaces, and other necessary I/O logic, depending on the application.

5        **Figure 17A** is a block diagram of a single processor core, along with its connection to the on-die interconnect network 1702 and with its local subset of the Level 2 (L2) cache 1704, according to embodiments of the invention. In one embodiment, an instruction decoder 1700 supports the x86 instruction set with a packed data instruction set extension. An L1 cache 1706 allows low-latency accesses to cache memory into the scalar and vector units. While in one  
10        embodiment (to simplify the design), a scalar unit 1708 and a vector unit 1710 use separate register sets (respectively, scalar registers 11712 and vector registers 1714) and data transferred between them is written to memory and then read back in from a level 1 (L1) cache 1706, alternative embodiments of the invention may use a different approach (e.g., use a single register set or include a communication path that allow data to be transferred between the two register  
15        files without being written and read back).

The local subset of the L2 cache 1704 is part of a global L2 cache that is divided into separate local subsets, one per processor core. Each processor core has a direct access path to its own local subset of the L2 cache 1704. Data read by a processor core is stored in its L2 cache subset 1704 and can be accessed quickly, in parallel with other processor cores accessing their  
20        own local L2 cache subsets. Data written by a processor core is stored in its own L2 cache subset 1704 and is flushed from other subsets, if necessary. The ring network ensures coherency for shared data. The ring network is bi-directional to allow agents such as processor cores, L2 caches and other logic blocks to communicate with each other within the chip. Each ring data-  
path is 1012-bits wide per direction.

25        **Figure 17B** is an expanded view of part of the processor core in **Figure 17A** according to embodiments of the invention. **Figure 17B** includes an L1 data cache 1706A part of the L1 cache 1704, as well as more detail regarding the vector unit 1710 and the vector registers 1714. Specifically, the vector unit 1710 is a 16-wide vector processing unit (VPU) (see the 16-wide ALU 1728), which executes one or more of integer, single-precision float, and double-precision  
30        float instructions. The VPU supports swizzling the register inputs with swizzle unit 1720, numeric conversion with numeric convert units 1722A-B, and replication with replication unit 1724 on the memory input. Write mask registers 1726 allow predicating resulting vector writes.

#### **Processor with integrated memory controller and graphics**

35        **Figure 18** is a block diagram of a processor 1800 that may have more than one core, may have an integrated memory controller, and may have integrated graphics according to

embodiments of the invention. The solid lined boxes in **Figure 18** illustrate a processor 1800 with a single core 1802A, a system agent 1810, a set of one or more bus controller units 1816, while the optional addition of the dashed lined boxes illustrates an alternative processor 1800 with multiple cores 1802A-N, a set of one or more integrated memory controller unit(s) 1814 in the system agent unit 1810, and special purpose logic 1808.

Thus, different implementations of the processor 1800 may include: 1) a CPU with the special purpose logic 1808 being integrated graphics and/or scientific (throughput) logic (which may include one or more cores), and the cores 1802A-N being one or more general purpose cores (e.g., general purpose in-order cores, general purpose out-of-order cores, a combination of the two); 2) a coprocessor with the cores 1802A-N being a large number of special purpose cores intended primarily for graphics and/or scientific (throughput); and 3) a coprocessor with the cores 1802A-N being a large number of general purpose in-order cores. Thus, the processor 1800 may be a general-purpose processor, coprocessor or special-purpose processor, such as, for example, a network or communication processor, compression engine, graphics processor, GPGPU (general purpose graphics processing unit), a high-throughput many integrated core (MIC) coprocessor (including 30 or more cores), embedded processor, or the like. The processor may be implemented on one or more chips. The processor 1800 may be a part of and/or may be implemented on one or more substrates using any of a number of process technologies, such as, for example, BiCMOS, CMOS, or NMOS.

The memory hierarchy includes one or more levels of cache within the cores, a set or one or more shared cache units 1806, and external memory (not shown) coupled to the set of integrated memory controller units 1814. The set of shared cache units 1806 may include one or more mid-level caches, such as level 2 (L2), level 3 (L3), level 4 (L4), or other levels of cache, a last level cache (LLC), and/or combinations thereof. While in one embodiment a ring based interconnect unit 1812 interconnects the integrated graphics logic 1808, the set of shared cache units 1806, and the system agent unit 1810/integrated memory controller unit(s) 1814, alternative embodiments may use any number of well-known techniques for interconnecting such units. In one embodiment, coherency is maintained between one or more cache units 1806 and cores 1802-A-N.

In some embodiments, one or more of the cores 1802A-N are capable of multi-threading. The system agent 1810 includes those components coordinating and operating cores 1802A-N. The system agent unit 1810 may include for example a power control unit (PCU) and a display unit. The PCU may be or include logic and components needed for regulating the power state of the cores 1802A-N and the integrated graphics logic 1808. The display unit is for driving one or more externally connected displays.

The cores 182A-N may be heterogeneous or homogeneous in terms of architecture.

Instruction set, that is, two or more of the cores 182A-N may be capable of executing the same instruction set, while others may be capable of executing only a subset of the instruction set or a different instruction set.

5 **Exemplary Computer Architectures**  
**Figures 19-21**

are block diagrams of exemplary computer architectures. Other system designs and configurations known in the art for laptops, desktops, handheld PCs, personal digital assistants, engineering workstations, servers, network devices, network hubs, switches, embedded processors, digital signal processors (DSPs), graphics devices, video game devices, set-top boxes, micro controllers, cell phones, portable media players, hand held devices, and various other electronic devices, are also suitable. In general, a huge variety of systems or electronic devices capable of incorporating a processor and/or other execution logic are disclosed herein and generally suitable.

10 Referring now to **Figure 19**, shows a block diagram of a system 1900 in accordance with one embodiment of the present invention. The system 1900 may include one or more processors 1910, 1915, which are coupled to a controller hub 1920. In one embodiment, the controller hub 1920 includes a graphics memory controller hub (GMCH) 1990 and a system bus 1995.

15 The Hub (QH) 1900 (which may be a separate chip), the GMCH 1990 includes memory and graphics controllers 1940 which are coupled to memory 1945 and a coprocessor 1945. In one embodiment, the memory 1940 and the coprocessor 1945 are coupled directly to the processor 1910, and the controller hub 1920 is a single chip with the QH 1900.

20 The optional nature of additional processors 1915 is discussed in **Figure 19** with broken lines. Each processor 1910, 1915 may include one or more of the processing cores described herein and may be some version of the processor 1800.

The memory 1940 may be, for example, dynamic random access memory (DRAM), phase change memory (PCM), or a combination of the two. For at least one embodiment, the controller hub 1920 communicates with the processor(s) 1910, 1915 via a multi-drop bus, such as a front-side bus (FSB), point-to-point interface, such as a QuickPath Interconnect (QPI), or a similar connection 1995.

25 In one embodiment, the coprocessor 1945 is a special-purpose processor, such as, for example, a high-throughput MIC processor, a network or communication processor, compression engine, graphics processor, GPGPU, embedded processor, or the like. In one embodiment, controller hub 1920 may include a integrated







storage suitable media type other any o cards, optical magnetic (PCM), memory instructions, electronic machine- tangible non-transitory also inventions embodiments Accordingly, Description Hardware such data, design containing instructions containing readable system and/or processors apparatuses, circuits, structures, defines which (HDL), Language products. program referred also may embodiments herein. described features

**Emulation (including binary translation, code morphing, etc)**

source from instruction convert used may convert instruction cases, some translation convert instruction example, set. instruction set instruction compilation dynamic including translation dynamic translation static using (e.g. 01) instructions more on instruction convert otherwise emulate, morph, hardware, software, implemented instruction core, they b processed off processor may convert instruction thereof. combination firmware, processor and part processor, 15

**Figure 23**

converter instruction software use the contrasting diagram blocks instruction set instruction source instruction convert instruction embodiment, illustrated invention. embodiments according may convert instruction although converter, instructions are converter

**Figure 23**

thereof. combination hardware, software, implemented one least with processor executed natively may that 2306 code binary 86 generate 2316 coreset instruction one least with processor 2316. coreset instruction

**Figure 23**

processor a function the substantial performance that processor represents processing otherwise executing compatible coreset instruction one least with code object of coreset instruction Intel the o set instruction portion substantial

**Figure 23**

that compiler represents 2304 coreset The coreset instruction one least with additional without with can, that code) object (e.g., 2306 code binary 86 generate 2316. coreset instruction one least with processor targeted software other applications versions

**Figure 23**

using compiled may 2302 language level high the program shows alternative generate 2308 coreset instruction alternative generate 2310 coreset instruction one least without processor executed natively may that 2310

**Figure 23**

Technology set with the instruction with the execution cores with processor (e.g., 2314 Sunnyvale, and Ac the instruction with the execution cores with processor (e.g., 2314

Sunnyvale, and Ac the instruction with the execution cores with processor (e.g., 2314

Sunnyvale

CA). The instruction converter 2312 is used to convert the x86 binary code 2306 into code that may be natively executed by the processor without an x86 instruction set core 2314. This converted code is not likely to be the same as the alternative instruction set binary code 2310 because an instruction converter capable of this is difficult to make; however, the converted code will accomplish the general operation and be made up of instructions from the alternative instruction set. Thus, the instruction converter 2312 represents software, firmware, hardware, or a combination thereof that, through emulation, simulation or any other process, allows a processor or other electronic device that does not have an x86 instruction set processor or core to execute the x86 binary code 2306.

Components, features, and details described for any of **Figures 1-2** and **5-11** may also optionally apply to any of **Figures 3-4**. Moreover, components, features, and details described for any of the apparatus may also optionally apply to any of the methods, which in embodiments may be performed by and/or with such apparatus. Any of the processors described herein may be included in any of the computer systems disclosed herein (e.g., **Figures 19-23**). In some embodiments, the computer system may include a dynamic random access memory (DRAM). Alternatively, the computer system may include a type of volatile memory that does not need to be refreshed or flash memory. The instructions disclosed herein may be performed with any of the processors shown herein, having any of the microarchitectures shown herein, on any of the systems shown herein. The instructions disclosed herein may have any of the features of the instruction formats shown herein (e.g., in **Figures 12-14**).

In the description and claims, the terms "coupled" and/or "connected," along with their derivatives, may have be used. These terms are not intended as synonyms for each other. Rather, in embodiments, "connected" may be used to indicate that two or more elements are in direct physical and/or electrical contact with each other. "Coupled" may mean that two or more elements are in direct physical and/or electrical contact with each other. However, "coupled" may also mean that two or more elements are not in direct contact with each other, but yet still co-operate or interact with each other. For example, an execution unit may be coupled with a register and/or a decode unit through one or more intervening components. In the figures, arrows are used to show connections and couplings.

In the description and/or claims, the terms "logic," "unit," "module," or "component," may have been used. Each of these terms may be used to refer to hardware, firmware, software, or various combinations thereof. In example embodiments, each of these terms may refer to integrated circuitry, application specific integrated circuits, analog circuits, digital circuits, programmed logic devices, memory devices including instructions, and the like, and various combinations thereof. In some embodiments, these may include at least some hardware

3.8.2)





source packed data operands.

Example 2 includes the processor of Example 1, in which the execution unit, in response to the instruction, is to store two result mask operands in the one or more destination storage locations. The two result mask operands are to include a first result mask operand that is to include a different mask element for each corresponding data element in the first source packed data operand in a same relative position. Each mask element of the first result mask operand to indicate whether the corresponding data element in the first source packed data operand equals any of the data elements in the second source packed data operand. A second result mask operand is to include a different mask element for each corresponding data element in the second source packed data operand in a same relative position. Each mask element of the second result mask operand is to indicate whether the corresponding data element in the second source packed data operand equals any of the data elements in the first source packed data operand.

Example 3 includes the processor of Example 2, in which the one or more destination storage locations comprise a first mask register and a second mask register, and in which the execution unit, in response to the instruction, is to store the first result mask operand in the first mask register and is to store the second result mask operand in the second mask register.

Example 4 includes the processor of Example 2, in which the one or more destination storage locations comprise a single mask register, and in which the execution unit, in response to the instruction, is to store the first result mask operand and the second result mask operand in the single mask register.

Example 5 includes the processor of Example 4, in which the execution unit, in response to the instruction, is to store the first result mask operand in a least significant portion of the single mask register and is to store the second result mask operand in a portion of the single mask register more significant than the least significant portion.

Example 6 includes the processor of Example 1, in which the execution unit, in response to the instruction, is to store both a first result mask operand and a second result mask operand in a packed data register, and in which each data element in the packed data register is to have both a mask element of the first result mask operand and a mask element of the second result mask operand.

Example 7 includes the processor of Example 1, in which the execution unit, in response to the instruction, is to store a single result mask operand in a single mask register.

Example 8 includes the processor of Example 1, in which the execution unit, in response to the instruction, is to store the at least one result mask operand in at least one mask register, and in which an instruction set of the processor includes masked packed data instructions that are operative to indicate the at least one mask register as a storage location for a source mask



EST

regional

machines are used to generate the example  
elementary machines. The example

of that part of the circuit structure  
of that part of the circuit structure

location of the element is included  
location of the element is included

including the element in the circuit  
including the element in the circuit

resulting location of the element  
resulting location of the element

the element is different from the  
the element is different from the

any equivalent element corresponding  
any equivalent element corresponding

operation of the element  
operation of the element

operation of the element is different  
operation of the element is different

operation of the element is different  
operation of the element is different

operation of the element is different  
operation of the element is different

operation of the element is different  
operation of the element is different

operation of the element is different  
operation of the element is different

operation of the element is different  
operation of the element is different

operation of the element is different  
operation of the element is different

operation of the element is different  
operation of the element is different

operation of the element is different  
operation of the element is different

(1) The circuitry of the example  
graphical user interface includes  
processors, memory, and a display  
device. The circuitry is configured  
to execute the example method  
described herein.

processor (DSP) coupled with the at least one interconnect, an optional display controller coupled with the at least one interconnect, an optional memory controller coupled with the at least one interconnect, an optional wireless modem coupled with the at least one interconnect, an optional image signal processor coupled with the at least one interconnect, an optional Universal  
5 Serial Bus (USB) 3.0 compatible controller coupled with the at least one interconnect, an optional Bluetooth 4.1 compatible controller coupled with the at least one interconnect, and an optional wireless transceiver controller coupled with the at least one interconnect.

Example 25 is a processor or other apparatus to perform or operative to perform the method of any one of Examples 13 to 18.

10 Example 26 is a processor or other apparatus that includes means for performing the method of any one of Examples 13 to 18.

Example 27 is an article of manufacture that includes an optionally non-transitory machine-readable medium, which optionally stores or otherwise provides an instruction, which if and/or when executed by a processor, computer system, electronic device, or other machine, is  
15 operative to cause the machine to perform the method of any one of Examples 13 to 18.

Example 28 is a processor or other apparatus substantially as described herein.

Example 29 is a processor or other apparatus that is operative to perform any method substantially as described herein.

Example 30 is a processor or other apparatus to perform (e.g., that has components to  
20 perform or that is operative to perform) any data element comparison instruction substantially as described herein.

Example 31 is a computer system or other electronic device that includes a processor having a decode unit to decode instructions of a first instruction set. The processor also has one or more execution units. The electronic device also includes a storage device coupled with the  
25 processor. The storage device is to store a first instruction, which may be any of the data element comparison instructions substantially as disclosed herein, and which is to be of a second instruction set. The storage device is also to store instructions to convert the first instruction into one or more instructions of the first instruction set. The one or more instructions of the first instruction set, when performed by the processor, are to cause the processor to store any of the  
30 results of the first instruction disclosed herein.

**CLAIMS**

What is claimed is:

1. A processor comprising:

a decode unit to decode a data element comparison instruction, the data element  
5 comparison instruction to indicate a first source packed data operand that is to include at least  
four data elements, to indicate a second source packed data operand that is to include at least  
four data elements, and to indicate one or more destination storage locations; and

an execution unit coupled with the decode unit, the execution unit, in response to the data  
10 element comparison instruction, to store at least one result mask operand in the one or more  
destination storage locations, the at least one result mask operand to include a different mask  
element for each corresponding data element in one of the first and second source packed data  
operands in a same relative position, each mask element to indicate whether the corresponding  
data element in said one of the first and second source packed data operands equals any of the  
data elements in the other of the first and second source packed data operands.

15 2. The processor of claim 1, wherein the execution unit, in response to the  
instruction, is to store two result mask operands in the one or more destination storage locations,  
the two result mask operands to include:

a first result mask operand that is to include a different mask element for each  
20 corresponding data element in the first source packed data operand in a same relative position,  
each mask element of the first result mask operand to indicate whether the corresponding data  
element in the first source packed data operand equals any of the data elements in the second  
source packed data operand; and

a second result mask operand that is to include a different mask element for each  
25 corresponding data element in the second source packed data operand in a same relative position,  
each mask element of the second result mask operand to indicate whether the corresponding data  
element in the second source packed data operand equals any of the data elements in the first  
source packed data operand.

3. The processor of claim 2, wherein the one or more destination storage locations  
30 comprise a first mask register and a second mask register, and wherein the execution unit, in  
response to the instruction, is to store the first result mask operand in the first mask register and  
is to store the second result mask operand in the second mask register.

4. The processor of claim 2, wherein the one or more destination storage locations  
35 comprise a single mask register, and wherein the execution unit, in response to the instruction, is  
to store the first result mask operand and the second result mask operand in the single mask  
register.

# MORE

a

one in the first instance, the court has indicated that the court should not be asked to determine the validity of a patent claim unless the court is satisfied that the claim is novel and non-obvious.

512-b  
comparisons

last, the court has indicated that the court should not be asked to determine the validity of a patent claim unless the court is satisfied that the claim is novel and non-obvious.

ta. The court has indicated that the court should not be asked to determine the validity of a patent claim unless the court is satisfied that the claim is novel and non-obvious.

elements which are not recited in the claims. The court has indicated that the court should not be asked to determine the validity of a patent claim unless the court is satisfied that the claim is novel and non-obvious.

operational elements. The court has indicated that the court should not be asked to determine the validity of a patent claim unless the court is satisfied that the claim is novel and non-obvious.

that the court should not be asked to determine the validity of a patent claim unless the court is satisfied that the claim is novel and non-obvious.

the court has indicated that the court should not be asked to determine the validity of a patent claim unless the court is satisfied that the claim is novel and non-obvious.

a broader perspective, the court has indicated that the court should not be asked to determine the validity of a patent claim unless the court is satisfied that the claim is novel and non-obvious.

the court has indicated that the court should not be asked to determine the validity of a patent claim unless the court is satisfied that the claim is novel and non-obvious.

destination storage locations; and

storing at least one result mask operand in the one or more destination storage locations in response to the data element comparison instruction, the at least one result mask operand including a different mask element for each corresponding data element in one of the first and second source packed data operands in a same relative position, each mask element indicating whether the corresponding data element in said one of the first and second source packed data operands equals any of the data elements in the other of the first and second source packed data operands.

14. The method of claim 13, wherein storing comprises:

storing a first result mask operand in the one or more destination storage locations, the first result mask operand including a different mask element for each corresponding data element in the first source packed data operand in a same relative position, each mask element of the first result mask operand indicating whether the corresponding data element in the first source packed data operand equals any of the data elements in the second source packed data operand; and

storing a second result mask operand in the one or more destination storage locations, the second result mask operand including a different mask element for each corresponding data element in the second source packed data operand in a same relative position, each mask element of the second result mask operand indicating whether the corresponding data element in the second source packed data operand equals any of the data elements in the first source packed data operand.

15. The method of claim 14, wherein storing the first result mask operand comprises storing the first result mask operand in a first mask register, and wherein storing the second result mask operand comprises storing the second result mask operand in a second mask register.

16. The method of claim 14, wherein storing the first result mask operand and storing the second result mask operand comprises storing both the first and second result mask operands in a single mask register.

17. The method of claim 13, wherein storing the at least one result mask operand in the one or more destination storage locations comprises storing both a first result mask operand and a second result mask operand in a result packed data operand.

18. The method of claim 13, further comprising receiving a masked packed data instruction indicating the at least one result mask operand as a predicate operand.

19. A system to process instructions comprising:

an interconnect;

a processor coupled with the interconnect, the processor to receive a data element comparison instruction, the instruction indicate a first source packed data operand that is

include at least four data elements, to indicate a second source packed data operand that is to include at least four data elements, and to indicate one or more destination storage locations, the processor, in response to the instruction, to store at least one result mask operand in the one or more destination storage locations, the at least one result mask operand to include a different mask bit for each corresponding data element in one of the first and second source packed data operands in a same relative position, each mask bit to indicate whether the corresponding data element in said one of the first and second source packed data operands equals any of the data elements in the other of the first and second source packed data operands; and

5

a dynamic random access memory (DRAM) coupled with the interconnect, the DRAM storing a sparse vector-sparse vector arithmetic algorithm, the sparse vector-sparse vector arithmetic algorithm to include a masked data element consolidation instruction that is to indicate the at least one result mask operand as a source operand to mask a data element consolidation operation.

10

20. The system of claim 19, wherein the execution unit in response to the instruction is to store two result mask operands each corresponding to a different one of the source packed data operands, wherein the two result mask operands are to be stored in at least one mask register.

15

21. An article of manufacture comprising a non-transitory machine-readable storage medium, the non-transitory machine-readable storage medium storing a data element comparison instruction,

20

the instruction to indicate a first source packed data operand that is to include at least four data elements, to indicate a second source packed data operand that is to include at least four data elements, and to indicate one or more destination storage locations, and the instruction if executed by a machine is to cause the machine to perform operations comprising:

25

store a first result mask operand in the one or more destination storage locations, the first result mask operand to include a different mask bit for each corresponding data element in the first source packed data operand in a same relative position, each mask bit to indicating whether the corresponding data element in the first source packed data operand equals any of the data elements in the second source packed data operand.

30

22. The article of manufacture of claim 21, wherein the instruction if executed by a machine is to cause the machine to perform operations comprising store a second result mask operand in the one or more destination storage locations, and wherein the one or more destination storage locations comprise at least one mask register, and wherein the first and second result mask operands together have no more mask bits than a number of data elements in the first and second source packed data operands.

35

23. An apparatus comprising means for performing the method of any one of claims 13 to 18.

24. An article of manufacture comprising a machine-readable medium, which stores an instruction, which if executed by a machine, is operative to cause the machine to perform the method of any one of claims 13 to 18.

25. An electronic device comprising an interconnect, the processor of any one of claims 1 to 8 coupled with the interconnect, and a dynamic random access memory (DRAM) coupled with the interconnect.




FIG. 1

COMPRESSED SPARSE ROW (CSR)  
REPRESENTATION OF ROWS 1 AND 2





FIG. 2

**FIG. 3**




**FIG. 4**

FIG. 5

DATA ELEMENT  
COMPARISON OPERATION  
540



FIG. 6




FIG. 7




FIG. 8






FIG. 9

MASKED DATA ELEMENT  
CONSOLIDATION OPERATION

996



PACKED DATA  
OPERATION MASK  
REGISTERS  
1032



**FIG. 10**



**FIG. 11**





FIG. 12A



12/24

FIG. 12B





FIG. 12C






FIG.13A

12/24

FIG. 13B




FIG. 14A




FIG. 14B





FIG. 14C






FIG. 14D






FIG. 15






FIG. 17A





FIG. 17B

PROCESSOR 1800



19/24

FIG. 18





FIG. 19






FIG. 21




FIG. 22




FIG. 23

INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US2016/048370

**A. CLASSIFICATION OF SUBJECT MATTER**

**G06F 9/30(2006.01)i, G06F 12/08(2006.01)i, G06F 9/38(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

G06F 9/30; G06F 9/308; G06F 11/34; G06F 7/00; G06F 7/02; G06F 9/00; G06F 7/32; G06F 12/08; G06F 9/38

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: mask operand, second source, element, second result, equal, match

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category' *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2014-0289503 A1 (BRET L. TOLL et al.) 25 September 2014 See paragraphs [0035]-[0067] ; claim 12; and figure 3.	1-25
A	US 2002-0002666 A1 (CAROLE DULONG et al.) 03 January 2002 See paragraphs [0023]-[0032] ; and figures 1-2.	1-25
A	US 5651121 A (DANIEL DAVIES) 22 July 1997 See column 10, line 9 - column 11, line 25; and figures 1-2.	1-25
A	US 5341500 A (WILLIAM C. MOYER et al.) 23 August 1994 See column 3, line 35 - column 7, line 42; and figures 1-2.	1-25
A	US 6036350 A (LARRY MENNEMEIER et al.) 14 March 2000 See column 3, line 54 - column 8, line 23; and figures 1-3B.	1-25

Further documents are listed in the continuation of Box C.

See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

25 November 2016 (25.11.2016)

Date of mailing of the international search report

**25 November 2016 (25.11.2016)**

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

CHIN, Sang Bum

Telephone No. +82-42-481-8398



**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/US2016/048370**

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2014-0289503 AI	25/09/2014	CN 104011653 A EP 2798458 AI TW 201344562 A TW 1496077 B US 2016-154652 AI US 9244687 B2 WO 2013-101124 AI	27/08/2014 05/11/2014 01/11/2013 11/08/2015 02/06/2016 26/01/2016 04/07/2013
US 2002-0002666 AI	03/01/2002	None	
US 05651121 A	22/07/1997	DE 69328070 D1 DE 69328070 T2 EP 0602886 A2 EP 0602886 A3 EP 0602886 B1 JP 03584053 B2 JP 06-222918 A	20/04/2000 13/07/2000 22/06/1994 07/09/1994 15/03/2000 04/11/2004 12/08/1994
US 05341500 A	23/08/1994	EP 0507208 A2 EP 0507208 A3 JP 02776132 B2 JP 05-173837 A	07/10/1992 20/04/1994 16/07/1998 13/07/1993
US 06036350 A	14/03/2000	US 06036350 A	14/03/2000