

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
18 December 2003 (18.12.2003)

PCT

(10) International Publication Number
WO 03/105346 A1

(51) International Patent Classification⁷: **H03L 7/08**,
H03B 5/08

(21) International Application Number: PCT/US03/15402

(22) International Filing Date: 5 June 2003 (05.06.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/386,741 10 June 2002 (10.06.2002) US
10/443,835 23 May 2003 (23.05.2003) US

(71) Applicant (for all designated States except US): **GCT SEMICONDUCTOR, INC.** [US/US]; 2121 Ringwood Avenue, San Jose, CA 95131 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **KOO, Yido** [KR/KR]; 244-129 Shillim-9Dong Kwanak-Ku, 156-019 Seoul (KR). **LEE, Jeong-Woo** [KR/KR]; Doryangjin-2Dong 300-13, Donjak-Ku, 156-050 Seoul

(KR). **PARK, Joonbae** [KR/KR]; Sampoong Apt. 2-906, Seocho-dong, Seocho-gu, Seoul (KR). **LEE, Kyeongho** [KR/KR]; Samsung-san Jookong Apt. 309-901, Shinlim-10-dong, Kwanak-gu, Seoul (KR).


(74) Agents: **FLESHNER, Mark L.** et al.; FLESHNER & KIM, LLP, P.O. Box 221200, Chantilly, VA 20153-1200 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: LC OSCILLATOR WITH WIDE TUNING RANGE AND LOW PHASE NOISE



(57) Abstract: A voltage-controlled oscillator (600) including an active oscillator circuit (610), an inductor, and capacitive circuits is disclosed. The capacitive circuits are selectively turned on and off to control the frequency of the voltage-controlled oscillator (600). Particularly, the inductor and the capacitors in the capacitive circuits form LC circuits that provide feedback to the active oscillator circuit (610). To avoid damage to the switches in the capacitive circuits, the capacitive circuits further comprise resistors (622). The resistors can be configured in several different ways so that the voltage-controlled oscillator (600) can have a high degree of reliability, and a wide tuning range with constant phase noise performance.



WO 03/105346 A1



Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

LC OSCILLATOR WITH WIDE TUNING RANGE AND LOW PHASE NOISE

BACKGROUND OF THE INVENTION

Field of the Invention

5 The invention relates generally to the field of wireless communications, and more particularly to a voltage-controlled oscillator of a phase locked loop circuit.

Background of the Related Art

10 Phase Locked Loops (PLLs) have wide application in areas such as wireless communications systems and other products. In many applications, the PLL has very stringent performance requirements. There can be more than one PLL circuit 110, 120 in a typical wireless system. For example, a typical block diagram of a receiver using a super-heterodyne architecture 100 is shown in Fig. 1. Those skilled in the art will readily recognize the various blocks and their functions, so a detailed recitation of the block diagram will not be further described herein.

15 PLLs used in wireless communication systems provide a highly stable carrier signal for the modulation and the demodulation processes. The carrier signal should have sufficient spectral purity (often represented as phase noise characteristics of the voltage-controlled oscillator (VCO) in the PLL) and support the required channel spacing in the desired band. For example, Korean cellular phone standards include the IS-95 Standard For Code Division Multiple Access (CDMA) digital service at around 900 MHz and 1700 MHz. European cellular phone standards include the 20 Global System For Mobile Communications (GSM) operating in the 900 MHz band and Defense Communications System (DCS) in the 1800 MHz range. Although the occupied frequency band is similar, the required channel spacing for the PLL differs according to the particular standard. For example, IS-95 standard requires 1.25 MHz channel spacing with a 10 KHz channel raster. On the 25 other hand, GSM and DCS standards require 200 KHz channel spacing in the allocated frequency bands. Since the PLL in the wireless communication transceiver generates the appropriate very high frequency (VHF) signal with high accuracy, the PLL can use a highly stable Voltage-controlled Temperature Compensated Crystal Oscillator (VCTXO) as the reference clock.

30 Fig. 2 shows a generic block diagram of a PLL commonly used in wireless communication equipment. As shown therein, the PLL includes a reference divider 202, a feedback divider 210, a voltage-controlled oscillator (VCO) 208, a phase frequency detector (PFD) 204, a charge pump

circuit (not shown) and a loop filter (LF) 206. The PFD 204 compares the phase of the divided reference clock signal and the divided output of the VCO 208. Depending upon the magnitude and polarity of the phase error, the charge pump circuit generates UP or DOWN signals at its output, where the width of the pulses are proportional to the detected phase error. The charge pump circuit generates an amount of the charge equivalent to the error signal. The net charge is accumulated at the LF 206, which serves as a control signal of the VCO 208. A simple form of the LF 206 is a series combination of a resistor and a capacitor (i.e., a first order filter). However, in modern PLL design, higher order loop filters can be used to get better performance in phase noise and spurious response. The resulting voltage from LF 206 is connected to a frequency control terminal of the VCO 208. Due to the negative feedback loop, the PLL of Fig. 2 achieves a stable output frequency. The stable output frequency situation will exist when the net change of the loop filter 206 voltage becomes zero. At this point, the frequency and the phase of the VCO 208 do not change, on average. In this locked state, the frequency of the VCO 208 is simply expressed as follows.

$$f_{vco} = \frac{L}{N} f_{REF} \quad (1)$$

Where f_{vco} = the VCO frequency, L = the feedback divider, N = the reference divider, and f_{ref} = the reference frequency. In the above equation (1), the coefficient of the feedback divider can be integer, but also can contain some fractional part in some applications.

There are numerous factors in designing PLL circuits for specific applications. The common factors are circuit area, cost, and power consumption. Performance characteristics such as lock time and phase noise depend on the system in which the PLL is used. According to the system requirements, design parameters such as division factors, loop bandwidth, and circuit design are affected. For example, in GSM applications, 200 KHz channel spacing with 13 MHz reference frequency is required, with a lock time of several msec. Thus, an integer-N frequency synthesizer and normal loop bandwidth can be used to meet the requirement. However, in General Packet Radio Service (GPRS) applications, the generic integer-N frequency synthesizer cannot be used, because a lock time of less than 150 μ s is required. In this case, fractional-N synthesizer or sigma-delta based synthesizers are commonly used.

In other applications, required frequency resolution in the PLL is 10 KHz, even though the channel spacing is 1.25 MHz. There are several reasons for this. First, the most common reference frequency in IS-95 applications is 19.2 MHz, which is not a multiple of 1.25 MHz. Second,

the required frequency resolution depends on the choice of the Intermediate Frequency (IF) signal when the PLL is used in a super-heterodyne transceiver. Where the common IF frequency is 85.38 MHz in the receiving mode, the frequency resolution should be 10 KHz in the local oscillator. Third, compatibility with old standards such as Advanced Mobile Phone Service (AMPS) requires the
 5 frequency resolution of 10 KHz in generating the local oscillator (LO) signal.

The performance of the related art PLL is limited by that of the VCO 208, and important characteristics of the VCO 208 include the phase noise performance. The remaining components such as the PFD 204 and frequency dividers 202 and 210 also contribute to the overall noise performance of the PLL output. Phase noise is usually defined as the ratio of the carrier power to
 10 the sideband power in 1Hz at the specific offset frequency from the carrier. Phase noise has the unit of dBc/Hz. The VCO 208 is a sensitive device, and its phase noise performance characteristic may be greatly affected by environmental conditions such as power supply variation, temperature and noise. A factor representing the sensitivity of the VCO 208 is its gain, usually expressed as K_{vco} (MHz/V). For low-noise PLL applications, the VCO 208 can have a relatively low gain, thus
 15 low sensitivity. The low gain of the VCO 208 reduces the effect of the external noise by minimizing the AM-to-FM modulation.

Since the phase noise specification in mobile phone applications is so stringent, the allowable types of the VCO are limited, and an LC oscillator is usually used. The LC oscillator consists of a resonant tank circuit and a few active devices to compensate the energy loss in the
 20 tank circuit. Since the tank circuit is a type of band-pass filter, the phase noise performance of the LC oscillator is better than other types of oscillators. The nominal frequency of the LC oscillator is expressed as follows.

$$f_{vco} = \frac{1}{2\pi\sqrt{LC}} \quad (2)$$

25 In equation 2, f_{vco} = the nominal frequency of the VCO, L = the inductance, and C = the capacitance. There are two possibilities for controlling the frequency of the VCO. However, since the formation of a variable inductor is not easy, a variable capacitor can be used for controlling the frequency of the VCO.

It was common to design the VCO with a discrete tank circuit, some passive components
 30 and active devices. But this approach leads to large circuit area and high cost. There is a recent

trend that drives those functional blocks into the monolithic form. The most difficult factor in the design of a fully integrated LC oscillator is to guarantee stable operation against process and environmental variations. The variation of a capacitor or inductor grown above silicon exceeds 10% in a worst case. Referring to equation (2), it is seen that the percentage of change in the operating frequency also becomes 10% in that case. Thus, the total operating range of the VCO should cover this frequency shift as well as the desired frequency range. However, the wide tuning range conflicts with the design goal of small gain in order to achieve low phase noise characteristics.

The above-described trade-off between the low phase noise and the wide tuning range has been solved with various discrete tuning methods. Fig. 3 shows a schematic of a VCO according to the related art. The resonant LC circuit 310 controls the frequency of the oscillator 300. LC circuit 310 includes a capacitor 312, inductor 314, varactor diodes 316 and 320, and switches 318. In operation, when a lock is not achieved in the PLL, the varactor diodes 316 are selectively switched to control the frequency of the VCO. When the operating frequency of the VCO is faster than the desired frequency, more switches are closed to reduce the operating frequency of the VCO, and vice versa. In the related art circuit of Fig. 3, the value of capacitor 312 is of little significance because of the capacitance of varactor diodes 316 and 320.

The LC circuits of related art VCO's have various disadvantages. For example, referring to Fig. 3, there is no DC current path in the off-state of switch 318. Thus, a bias level of a floated terminal of a corresponding diode 316 is unknown and very sensitive to the leakage. When an initial bias condition of such a floated terminal is too high or low, it can greatly affect the device reliability.

Figs. 4, 5A, and 5B show similar related art VCO's, except in a differential implementation, and where an equivalent capacitor has been substituted for each varactor diode. As shown in Fig. 4, all switches except SW(1) and SWB(1) are closed, and thus our concern is focused on the behavior of the floated nodes NSC(1) and NSCB(1). Where the initial bias voltage of the floated terminal is assumed to be same as the common mode voltage of the oscillator, the waveform of the floated terminal is almost same as the waveform of the oscillator output, and little or no degradation in performance is presented.

However, Fig. 5A illustrates the case in which some amount of the positive charge is stored in the capacitor plate connected to NSC(1) just after disconnection of the switch SW(1), and where

some amount of the negative charge is stored at the other plate of capacitor SCB(1). Because there is no DC current path during the off-state, there is a positive offset voltage between the NSC(1) node and the OUT node. Where the offset voltage is excessive, the switches may be damaged, and the reliability of the VCO may be degraded.

5 Fig. 5B illustrates another undesirable situation. When an NMOS switch is used to control the switchable capacitor, the drain junction can be forward-biased. Since this kind of parasitic junction has a very poor quality factor, the phase noise performance in this case will be severely degraded.

Other problems and disadvantages also exist as will be appreciated by those skilled in the art. United States Patent Nos. 6,137,372 and 5,739,730 are examples of related art systems.

The above references are incorporated by reference herein where appropriate for appropriate teachings of additional or alternative details, features and/or technical background.

SUMMARY OF THE INVENTION

15 As embodied and broadly described herein, there is provided devices and methods that overcome the above-noted deficiencies of the prior art. Accordingly, embodiments of the present invention provide a system comprising: at least one adjusting circuit operably coupled to an oscillator, wherein the adjusting circuit comprises: a resistor; a reactive element; and a first switch, wherein the first switch is in series with the reactive element and couples and decouples the
20 reactive element to an output of the oscillator, and wherein the resistor provides a bias voltage to the reactive element so that the reactive element has a bias voltage when the first switch is open.

Further, embodiments of the present invention provide an apparatus comprising: an active oscillator, wherein the active oscillator comprises a first output node and a second output node; an inductor, wherein the inductor couples the first output node and the second output node; and at
25 least one capacitive circuit coupled to either the first output node or the second output node, each capacitive circuit comprising: a capacitor; a resistor; and a first switch, wherein the resistor provides a bias voltage to the capacitor when the first switch is open and wherein the first switch is in series with the capacitor and couples and decouples the capacitor to the output of the oscillator.

Additionally, embodiments of the present invention provide a method for tuning an
30 oscillator circuit, the method comprising: providing a bias voltage via a resistor to a reactive

element so that the reactive element has a bias voltage when a first switch is open; and using the first switch to couple and decouple the reactive element from the oscillator, thereby adjusting the frequency of the oscillator.

Additional advantages, objects, and features of the invention will be set forth in the
5 description which follows and will become apparent to those having ordinary skill in the art upon examination of the following description.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described in detail with reference to the following drawings in which
10 like reference numerals refer to like elements wherein:

Fig. 1 is block diagram of a super-heterodyne receiver, according to the related art;

Fig. 2 is block diagram of a related art phase locked loop;

Fig. 3 is a schematic diagram of a related art voltage-controlled oscillator;

Fig. 4 is an operating illustration of the related art voltage-controlled oscillator according to
15 a first mode of operation;

Fig. 5A is an operating illustration of the related art voltage-controlled oscillator according to second mode of operation;

Fig. 5B is an operating illustration of the related art voltage-controlled oscillator according to a third mode of operation;

Fig. 6 is an illustration of a voltage-controlled oscillator according to embodiments of the
20 present invention;

Fig. 7 is a schematic diagram of a voltage-controlled oscillator according embodiments of to the present invention;

Fig. 8 is a schematic diagram of a voltage-controlled oscillator according embodiments of
25 to the present invention; and

Fig. 9 is a schematic diagram of a voltage-controlled oscillator according embodiments of to the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Fig. 6 is a block diagram illustrating an embodiment of the invention. An oscillator circuit 600 includes an oscillator 610 and at least one adjusting circuit 620 operably coupled to the oscillator 610. The adjusting circuit includes a biasing resistor 622, a reactive element 624 (e.g., a capacitor) and a first switch 626. The first switch 626 selectively couples and decouples the reactive element 624 from the oscillator circuit 600. The biasing resistor 622 provides a bias voltage V_A to the reactive element 624 so that the reactive element 624 has a bias voltage when the first switch 626 is open.

As discussed in detail in the following sections, the bias voltage V_A can be supplied to the reactive element in a variety of configurations. For example, a biasing switch 628 can be located between the bias resistor 622 and the bias voltage V_A . The bias switch 628 selectively couples the bias resistor 622 to the bias voltage when the first switch 626 decouples the reactive element 624. The bias switch 628 selectively decouples the bias resistor 622 from the bias voltage V_A when the first switch 626 couples the reactive element 624 to the oscillator circuit 600. Alternatively, the bias resistor 622 can be sized (e.g., a high resistance value) so that the bias voltage V_A can be constantly coupled to the biasing resistor and so that the bias voltage V_A does not substantially change the operating characteristics of the adjusting circuit when first switch 626 is closed.

The bias voltage V_A can be connected to ground voltage, the supply voltage, or a common mode voltage of the oscillator output. Further, the bias voltage V_A can be variable and can be selected from a range from ground voltage to supply voltage. Additionally, switches 626 and 628 can be semiconductor switching devices, such as transistors and the like.

As illustrated in Fig. 6, the adjusting circuit 620 is part of resonant circuit 630. Those skilled in the art will appreciate that resonant circuit 630 can contain additional elements such as inductors, capacitors and resistors. As first switch 626 is opened or closed, reactive element 624 is removed or added from the resonant circuit 630, respectively. Accordingly, the first switch 626 can alter the characteristics of the resonant circuit 630 and thus the frequency of the VCO. Further, additional adjusting circuits can be added to resonant circuit 630 to increase the range of control. Also, those skilled in the art will appreciate that the adjusting circuit of Fig. 6 can be used in either single ended or differential-type oscillators, since the increased tuning range and improved phase noise performance are beneficial to both types of oscillators.

Fig. 7 is a schematic diagram showing a voltage-controlled oscillator according to embodiments of the present invention. As shown in Fig. 7, the circuit preferably includes active oscillator circuitry 702. The circuit shown in Fig. 7 is a differential implementation having output nodes OUT 706 and OUTB 708. An inductor 704 is preferably coupled to the output nodes OUT 706 and OUTB 708. Two or more circuits having a capacitor 722 coupled in series with a switch 718 can also be coupled to OUT 706. The capacitor 722 is coupled to the output node 706 and switch 718. Switch 718 is preferably a transistor switch coupled to a reference voltage, which can be a ground voltage as shown in Fig. 7. In addition, the circuit preferably includes a series coupled resistance and switch such as an explicit resistor 710 coupled in series with transistor switch 714. The explicit resistor 710 is coupled at one end to a common node of capacitor 722 and transistor switch 718, and the transistor switch 714 is coupled between the other end of resistor 710 and a bias voltage V_A . Similar components and connections preferably exist with respect to the output node OUTB 708. For example, a capacitor 722 is preferably coupled in series with transistor switch 720, and the other terminal of the capacitor 722 is coupled to the output node OUTB 708. Further, one terminal of transistor switch 720 is coupled to ground. Moreover, there is preferably an explicit resistor 712 coupled in series with a transistor switch 716 such that the resistor 712 is coupled to a common node of the capacitor 722 and the transistor switch 720, and a terminal of the transistor switch 716 is coupled to the bias voltage V_A . Those skilled in the art will appreciate that capacitors 722 can have the same or different values. Likewise, the related resistors and switches can have the same or different values as determined by the specific design requirements of each application.

Operations of the circuit shown in Fig. 7 will now be described. Preferably, the value of the resistors 710 and 712 are determined or optimized for the best phase noise performance in the off-state. Since the resistor value is usually high (e.g., exceeding several kohm), there is no need for the low on-resistance of the transistor switches 714 and 716. Thus, the size of the transistor switches 714 and 716 can be very small. Additionally, the additional parasitic capacitance of transistor switches 714 and 716 is small. Further, since the resistors 710 and 712 are designed to cover most of the resistance in the off-state, variation of the characteristics of the transistor switches 714 and 716 are not significant. The bias level V_A determines the common level in the off-state and can have any value from ground to supply voltage. Thus, the bias level V_A can be generated from a simple bias generator such as a resistor divider. V_A can also be ground or supply voltage itself.

Fig. 8 is a schematic diagram showing a voltage-controlled oscillator (VCO) according to embodiments of the present invention. A VCO 800 preferably includes active oscillator circuitry 802. The VCO 800 as shown in Fig. 8 is a differential implementation having output nodes OUT 806 and OUTB 808. An inductor 804 is preferably coupled between the output nodes OUT 806 and OUTB 808. A series circuit including a capacitor 822, a resistance shown as an explicit resistor 810, and a switch 814 or the like (e.g., a transistor) is preferably coupled to the output node OUT 806 at one terminal of the capacitor 822 and one terminal of the transistor switch 814, which are opposite ends of the series circuit. In addition, a switch 818 or the like (e.g., a transistor) is preferably coupled between a reference voltage being ground and a common node of the capacitor 822 and the resistor 810. Similar circuits may be coupled to the output node OUTB 808. For example, a series circuit including capacitor 822, resistor 812, and transistor switch 816 may be coupled to the output node OUTB 808 through one terminal of capacitor 822 and a terminal of transistor switch 816 with the series circuit positioned therebetween. Preferably, transistor switch 820 is coupled between ground and a common node of the capacitor 822 and the resistor 812. Those skilled in the art will appreciate that capacitors 822 can have the same or different values. Likewise, the related resistors and switches can have the same or different values as determined by the specific design requirements of each application.

In the embodiment shown in Fig. 8, there is no need for additional biasing circuitry during the off state. Instead, the common mode voltage of the active circuitry in the LC oscillator provides a proper DC bias to the other terminal of the capacitor not connected to the oscillator output. Also, in VCO 800, a size of transistor switches 814 and 816 can be very small. Thus, the additional parasitic capacitance of transistor switches 814 and 816 is not significant.

Fig. 9 is a schematic diagram showing a voltage-controlled oscillator according to embodiments of the present invention. A VCO 900, as shown in Fig. 9, preferably includes active oscillator circuitry 902. The VCO 900 of Fig. 9 is also in a differential configuration, having output nodes OUT 906 and OUTB 908. Inductor 904 is preferably coupled between the output nodes OUT 906 and OUTB 908. In addition, a capacitor 922 is preferably coupled in series with a switch 918 (e.g., a transistor), where a remaining terminal of capacitor 922 is coupled to the output node OUT 906 and a remaining terminal of transistor switch 918 is coupled to ground. Preferably, there is an explicit resistance preferably being resistor 910 coupled between a common node of the capacitor 922 and the transistor switch 918, and a bias voltage V_A . Similar circuits are preferably coupled to OUTB 908. For example, a capacitor 922 is preferably serially coupled with transistor

switch 920, where a remaining terminal of the capacitor 922 is coupled to the output node OUTB 908, and a remaining terminal of the transistor switch 920 is coupled to ground. Preferably, an explicit resistor 912 is coupled between a bias voltage V_A and a common node of the capacitor 922 and the transistor switch 920. Those skilled in the art will appreciate that capacitors 922 can have
5 the same or different values. Likewise, the related resistors and switches can have the same or different values as determined by the specific design requirements of each application.

In the embodiment shown in Fig. 9, turn-off switches (e.g., switches 814 and 816 in Fig. 8) are eliminated with reduced or limited loss of performance. This is because the resistances of explicit resistors 910 and 912 are selected so that they do not severely change the operating
10 characteristics during the on periods of switches 918 and 920. Those skilled in the art will appreciate that the appropriate values for resistors 910 and 912 are determined empirically for a given oscillator design (e.g., capacitance, frequency range, and the like). When switches 918 and 920 are opened to reduce the capacitance, the other terminal not coupled to the oscillator output preferably has its DC bias voltage substantially the same as the common mode voltage of the
15 oscillator 902.

The above-described embodiments can be used in receiver and PLL circuits described in the related art. Further, those skilled in the art will appreciate that embodiments of the present invention can be used in any device that uses or can use a PLL or VCO. For example, embodiments of the invention can include a PLL, a receiver, a transmitter, a transceiver, a wireless
20 communication device, a base station, or a mobile unit (e.g., cellular phones, PDA's, pagers, and the like).

As described above, preferred embodiments of a VCO circuit and method have various advantages. The preferred embodiments provide an increased tuning range of a PLL. Further, the preferred embodiments reduce or eliminate problems associated with turn-on and turn-off
25 conditions of the VCO adjusting circuitry. In addition, the size of the transistor switches can be reduced.

Additionally, those skilled in the art will recognize methods disclosed in the foregoing description for tuning a device having an oscillator circuit. For example, the methods comprise providing a bias voltage via a bias resistor to a reactive element so that the reactive element has a
30 bias voltage when a first switch is open, using the first switch to couple or decouple the reactive element from the oscillator circuit and coupling, the bias resistor to the bias voltage with a second

switch. Further, the method can include opening the second switch if the first switch is closed and closing the second switch if the first switch is open. The method can be applied to a variety of devices such as a PLL, a receiver, a transmitter, a transceiver, a wireless communication device, a base station, and/or a mobile unit.

- 5 The foregoing embodiments and advantages are merely exemplary and are not to be construed as limiting the present invention. The invention can be readily applied to other types of apparatuses, as will be appreciated by those skilled in the art. Many alternatives, modifications, and variations will be apparent to those skilled in the art.

WHAT IS CLAIMED IS:

1. A system comprising:
at least one adjusting circuit operably coupled to an oscillator, wherein the adjusting circuit comprises:

5 a resistor;
a reactive element; and
a first switch, wherein the first switch is in series with the reactive element and couples and decouples the reactive element to an output of the oscillator, and wherein the resistor provides a bias voltage to the reactive element so that the reactive element has a
10 bias voltage when the first switch is open.

2. The system of claim 1, wherein the reactive element is a capacitor.

3. The system of claim 1, further comprising:
15 a second switch, wherein the second switch couples and decouples the resistor to the bias voltage when the first switch decouples the reactive element and decouples the resistor from the bias voltage when the first switch couples the reactive element.

4. The system of claim 1, wherein the bias voltage is at least one of a voltage
20 generated from a resistor divider, a ground voltage, a supply voltage, and a common mode voltage of the oscillator output.

5. The system of claim 4, wherein the bias voltage from the resistor divider ranges from a ground voltage to a supply voltage.
25

6. The system of claim 1, wherein the resistor is sized so that the bias voltage can be constantly coupled to the resistor and so that the bias voltage does not substantially change the operating characteristics of the adjusting circuit when the first switch is closed.

30 7. The system of claim 1, wherein the first switch is a semiconductor device.

8. The system of claim 3, wherein the first switch is a transistor and the second switch is a transistor that is smaller than the first switch.

9. The system of claim 1, further comprising a plurality of adjusting circuits.

10. The system of claim 9, wherein each reactive element in each of the plurality of adjusting circuits is a capacitor, and wherein the capacitance of each capacitor is the same.

11. The system of claim 1, wherein the system is at least one of an active oscillator circuit, a PLL, a receiver, a transmitter, a transceiver, a wireless communication device, a base station, and a mobile unit.

12. An apparatus comprising:

an active oscillator, wherein the active oscillator comprises a first output node and a second output node;

an inductor, wherein the inductor couples the first output node and the second output node; and

at least one capacitive circuit coupled to either the first output node or the second output node, each capacitive circuit comprising: a capacitor; a resistor; and a first switch, wherein the resistor provides a bias voltage to the capacitor when the first switch is open and wherein the first switch is in series with the capacitor and couples and decouples the capacitor to the output of the oscillator.

13. The apparatus of claim 12, wherein the capacitor couples the first switch to either the first or second output node, the first switch couples the capacitor to a ground voltage level, and the resistor is coupled to the capacitor and first switch at a common node of the capacitor and first switch.

14. The apparatus of claim 12, wherein the bias voltage is at least one of a voltage generated from a resistor divider, a ground voltage, a supply voltage, and a common mode voltage of the oscillator output.

15. The apparatus of claim 12, wherein the at least one capacitive circuit comprises a second switch and the second switch couples and decouples the resistor to the bias voltage.

5 16. The apparatus of claim 15, wherein the second switch and resistor are in series, and wherein the bias voltage is a common mode voltage of the oscillator output.

17. The apparatus of claim 15, wherein the at least one capacitive circuit is configured such that:

10 if the first switch is open then the second switch is closed; and
if the first switch is closed then the second switch is open.

18. The apparatus of claim 12, wherein the apparatus is at least one of a PLL, a receiver, a transmitter, a transceiver, a wireless communication device, a base station, and a mobile unit.

15

19. A method for adjusting an oscillator, the method comprising:
providing a bias voltage via a resistor to a reactive element so that the reactive element has a bias voltage when a first switch is open; and
using the first switch to couple and decouple the reactive element from the oscillator,
20 thereby adjusting the frequency of the oscillator.

20. The method of claim 19, further comprising:
coupling the resistor to the bias voltage via a second switch when the first switch decouples the reactive element; and
25 decoupling the resistor from the bias voltage via the second switch when the first switch couples the reactive element.




FIG. 1
RELATED ART




FIG. 2
RELATED ART




FIG. 3
RELATED ART




FIG. 4
RELATED ART




FIG. 5A
RELATED ART




FIG. 5B
RELATED ART




FIG. 6




FIG. 7




FIG. 8




FIG. 9

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US03/15402

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H03L 7/08; H03B 5/08

US CL : 331/117R, 36R, 36C, 108R, 177V, 179

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 331/117R, 36R, 36C, 108R, 177V, 179

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
Please See Continuation Sheet

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6,137,372 A (Welland) 24 October 2000 (24.10.2000), column 3, line 30 - column 4, line 5.	1-20
A	US 5,963,100 A (Tolson et al) 5 October 1999 (05.10.1999), column 1, line 59 - column 2, line 57.	1-20
A	US 5,936,474 A (Rousselin) 10 August 1999 (10.08.1999), column 1, line 55 - column 2, line 39.	1-20
A	US 5,175,884 A (Suarez) 29 December 1992 (29.12.1992), see all.	1-20

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T"

later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X"

document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y"

document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&"

document member of the same patent family

Date of the actual completion of the international search

23 July 2003 (23.07.2003)

Date of mailing of the international search report

17 SEP 2003

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Facsimile No. (703)305-3230

Authorized officer

Joseph Chang

Telephone No. (703) 308-0956

INTERNATIONAL SEARCH REPORT

PCT/US03/15402

Continuation of B. FIELDS SEARCHED Item 3:
USPAT, US-PGPUB, EPO, JPO, DERWENT, IBM_TDB
Search terms: oscillator, resistor, switch