

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
24 June 2004 (24.06.2004)

PCT

(10) International Publication Number
WO 2004/053936 A2

- (51) International Patent Classification⁷: **H01L** (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (21) International Application Number: PCT/US2003/038631
- (22) International Filing Date: 4 December 2003 (04.12.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 10/314,380 6 December 2002 (06.12.2002) US
- (71) Applicant: **CYPRESS SEMICONDUCTOR CORPORATION** [US/US]; 3901 North First Street, San Jose, CA 95134-1599 (US).
- (84) Designated States (*regional*): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:

— without international search report and to be republished upon receipt of that report

- (72) Inventor: **SAURABH, Dutta, Chowdhury**; 2404 Lincoln Avenue, Belmont, CA 94002 (US).
- (74) Agents: **RAUCH, Paul, E.** et al.; Sonnenschein, Nath & Rosenthal LLP, P.O. Box #061080, Wacker Drive Station, Sears Tower, Chicago, IL 60606-1080 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: MULTI-LAYER GATE STACK



(57) Abstract: A method of making a semiconductor structure, comprises etching a nitride layer with a plasma to form a patterned nitride layer. The nitride layer is on a semiconductor substrate, a photoresist layer is on the nitride layer; and the plasma is prepared from a gas mixture comprising CF₄ and CHF₃ at a pressure of at least 10 mTorr.

WO 2004/053936 A2

MULTI-LAYER GATE STACK

BACKGROUND

Modern integrated circuits are constructed with up to several million active devices, such as transistors and capacitors, formed in and on a semiconductor substrate. Interconnections between the active devices are created by providing a plurality of conductive interconnection layers, such as polycrystalline silicon and metal, which are etched to form conductors for carrying signals. The conductive layers and interlayer dielectrics are deposited on the silicon substrate wafer in succession, with each layer being, for example, on the order of 1 micron in thickness.

A gate structure is an element of a transistor. Figure 1 illustrates an example of a gate stack 8. A semiconductor substrate 10 supports a gate insulating layer 16, which overlaps doped regions (source/drain regions) in the substrate (12 and 14), and the gate insulating layer supports a gate 18, which is typically polycrystalline silicon. On the gate is a metallic layer 30. The metallic layer may be separated from the gate by one or more other layers, such as nitrides, oxides, or silicides, illustrated collectively as barrier layer 20. The metallic layer may in turn support one or more other layers (collectively 40), such as nitrides, oxides, or silicides. Oxide 22 may be formed on the sides of the gate to protect the gate oxide at the foot of the gate stack; and insulating spacers 24 may be formed on either side of the gate stack. Furthermore, contacts to the source/drain regions in the substrate, and to the gate structure, may be formed.

Self-aligned contacts (SAC) allow the design of a semiconductor device to have a distance between the gate and the via contact to the substrate, to be at most one-half the minimum gate width. Typically, SAC uses a nitride layer on the gate stack, together with spacers that include nitride, to prevent a misaligned contact from contacting the gate itself. If the nitride were not present, then the etch used to form the hole which will become the contact would pass through the dielectric layer all the way to the

gate. When present, the nitride layer and spacers acts as an etch stop, preventing misalignment from forming a hole all the way to the gate, and therefore allowing design of the device to have a much smaller average distance between the contact and the gate.

5 The nitride layer on the gate stack has at least a thickness of 800 angstroms when used for forming SAC. If used only for other purposes, such as an etch-stop layer or a hard mask, a thickness of less than 800 angstroms is used. Also, the thickness of at least 800 angstroms is the thickness after the dielectric layer has been formed; the nitride layer is usually thicker when
10 originally formed, allowing for a loss of about 500 angstroms during the gate etch (i.e. thickness for the hard mask function), and a loss of about 200 angstroms during nitride spacer formation.

 There is an ongoing need to reduce the size of the elements within integrated circuits and semiconductor structures. As the size of an element is
15 reduced, shorter wavelength radiation is need to for exposing the photoresist in order to obtain the smaller features desired. Consequently, photoresists sensitive to the shorter wavelength radiation must also be used. In order to obtain features on the order of 0.1 micron, radiation having a wavelength of 193 nm is used, and the photoresists sensitive to this wavelength are referred
20 to as 193 nm resists. A variety of these resists are commercially available, such as T9269 (from Clariant International, Ltd., Muttenz, Switzerland), 6A100 (Tokyo Ohka Kogyo, Kawasaki-shi, Japan), and AR414 and AR237 (both from Japan Synthetic Rubber Co., Ltd., Tokyo, Japan).

 An undesirable problem that arises, however, is that the etching
25 processes have been optimized for the specific photoresists, and switching to different photoresists along with a reduction in scale, can result in problems, such as an increase in line-edge roughness (see "An Experimentally Validated Analytical Model For Gate Line-Edge Roughness (LER) Effects on
Technology Scaling" *Diaz, C. H., et al.*, IEEE Electronic Device Letters, Vol.
30 22, No. 6, pp. 287-89 (June 2001)). Increased line-edge roughness will result in device deficiencies, and a reduction in device yield.

BRIEF SUMMARY

In a first aspect, the present invention is a method of making a semiconductor structure, comprising etching a nitride layer with a plasma to form a patterned nitride layer. The nitride layer is on a semiconductor substrate, a photoresist layer is on the nitride layer, and the plasma is prepared from a gas mixture comprising CF_4 and CHF_3 at a pressure of at least 10 mTorr.

In a second aspect, the present invention is a method of making a semiconductor structure, comprising etching a nitride layer with a plasma to form a patterned nitride layer. The nitride layer is on a stack, the stack is on a semiconductor substrate, and the stack comprises (i) a gate layer, comprising silicon, and (ii) a metallic layer, on the gate layer. A photoresist layer is on the nitride layer, the photoresist layer comprises a 193 nm photoresist, the patterned nitride layer has a line-edge roughness of at most 8 nm, and the plasma comprises carbon, hydrogen and fluorine.

In a third aspect, the present invention is a semiconductor structure, comprising a patterned nitride layer on a semiconductor substrate. The patterned nitride layer has a line-edge roughness of at most 9 nm, and an isolation region of the substrate has a width of at most 0.4 microns.

Line-edge roughness is defined as 3σ of ten critical dimension (CD) readings taken uniformly at steps of 1 micron along a given line (see the description of long-range LER in "An Experimentally Validated Analytical Model For Gate Line-Edge Roughness (LER) Effects on Technology Scaling" Diaz, C. H., et al., IEEE Electronic Device Letters, Vol. 22, No. 6, pp. 287-89 (June 2001)).

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a gate stack structure.

Figures 2-8 illustrate a method of forming the structure of Figure 9.

Figure 9 shows a gate stack of the present invention.

Figure 10 show the gate stack of Figure 9 after further processing.

DETAILED DESCRIPTION

The present invention makes use of the discovery of a new nitride etching process to produce a line-edge roughness of at most 9 nm. Typically, nitride etching will result in a line edge roughness of 10-12 nm for a 193 nm resist, when etching is carried out with a plasma prepared from CH₂F₂, at a pressure of 4 mTorr. A line-edge roughness of at most 9 nm is achieved by significantly increasing the pressure of the etching plasma, and increasing the concentration of fluorine in the plasma.

Referring to Figure 2, a gate insulating layer 102 is on a semiconductor substrate 100. The semiconductor substrate may be a conventionally known semiconductor material. Examples of semiconductor materials include silicon, gallium arsenide, germanium, gallium nitride, aluminum phosphide, and alloys such as Si_{1-x}Ge_x and Al_xGa_{1-x}As, where $0 \leq x \leq 1$. Preferably, the semiconductor substrate is silicon, which may be doped or undoped. The gate insulating layer 102 may be a conventionally known insulating material. For example, the gate insulating layer may contain silicon oxide or silicon oxynitride.

Referring to Figure 3, a gate layer 105 may be formed on the gate insulating layer. The gate layer may contain a variety of semiconducting materials. Typically, a gate layer contains polycrystalline silicon (poly) or amorphous silicon. The gate layer may be doped with one type of dopant (P⁺ or N⁺), or it may contain both types of dopants in discrete regions. A split gate is a gate layer containing both P⁺ and N⁺ doping regions.

In the case of a split gate, those regions of the gate that are P⁺ doped (such as with B or BF₂⁺) are over N⁻ doped channel regions of the substrate, forming a PMOS device; those regions of the gate that are N⁺ doped (such as with As⁺ or phosphorus⁺) are over P⁻ doped channel regions of the substrate, forming an NMOS device. The P⁺ and N⁺ doping regions of the gate are separated by a region which is on an isolation region of the substrate; this isolation region has a width of at most 0.4 microns, more preferably at most 0.36 microns. The doping of the regions of the gate is preferably carried out after forming the gate, by masking and doping each region separately, or by

an overall doping of the gate with one dopant type, and then masking and doping only one region with the other dopant type (counter doping).

Referring to Figure 4, a barrier layer 115 may optionally be formed on the gate layer. The optional barrier layer may contain a variety of materials, including nitrides, silicides, and oxides, and is preferably a conductive material. For example, the barrier layer may contain refractory silicides and nitrides. Preferably, the barrier layer contains silicon nitride, or a nitride or silicide of a metal such as tantalum, titanium, niobium or tungsten, for example tungsten nitride.

Referring still to Figure 4, a metallic layer 125 may be formed on the gate layer, or the barrier layer 115, if it is present. Preferably, the metallic layer has a thickness of 200-600 angstroms, more preferably 300-500 angstroms, most preferably 325-450 angstroms. The metallic layer 125 may contain a variety of metal-containing materials. For example, a metallic layer may contain aluminum, copper, tantalum, titanium, tungsten, or alloys or compounds thereof. Preferably, the metallic layer comprises tungsten or titanium. The metallic layer may be formed, for example, by physical vapor deposition (PVD) of the metal, or by low pressure chemical vapor deposition (LPCVD) of a mixture of a metal halide and hydrogen.

Referring to Figure 5, a barrier layer 135 may optionally be formed on the metallic layer. The formation of the second optional barrier layer may be performed as described for the first optional barrier layer 115, and this layer may be formed of the same materials, and to the same thicknesses.

Referring still to Figure 5, an etch-stop layer 145 may be formed on the metallic layer by a variety of methods, including chemical vapor deposition (CVD). Preferably, the etch-stop layer is a nitride layer. More preferably, the etch-stop layer is silicon nitride formed by PECVD. The etch-stop layer may vary in composition, so that the top of the etch-stop layer is anti-reflective, for example so that the top of the etch-stop layer is silicon rich silicon nitride, or silicon oxynitride; this layer may also act as a hard mask to protect the etch-stop layer during subsequent etches. Alternatively, a separate anti-reflective layer (ARC) may be formed.

Preferably, the etch-stop layer is formed rapidly at a relatively low temperature. For example, if the gate layer contains both P⁺ and N⁺ doping regions, diffusion of the dopants may occur if the wafer is maintained at sufficiently high temperatures for a prolonged period of time. Thus, it is desirable that any high temperature processing is performed only for relatively short periods of time. Likewise, it is desirable that any lengthy processing is carried out at relatively low temperatures. Preferably, the etch-stop layer is formed at a temperature of at most 750°C, if the atmosphere is substantially devoid of oxygen, or in a reducing environment (hydrogen rich). Under typical conditions, a temperature of at most 600°C is preferred, at most 450°C is more preferred. A temperature of at least 350°C is preferred, such as 400°C. The depositing of the etch-stop layer is preferably carried out at a temperature and for a time that does not result in substantial diffusion between the P⁺ region and the N⁺ region in a split gate.

Preferably, the etch-stop layer has a thickness of at least 800 angstroms, more preferably a thickness of at least 1100 angstroms, most preferably a thickness of at least 1200, after etching of the gate layer, and after formation of gate spacers. About 500 angstroms of etch-stop may be lost during the gate layer etch, and about 200 angstroms of etch-stop may be lost during the spacer formation. Preferably, at least 1500 angstroms thickness of etch-stop are deposited, more preferably at least 1800 angstroms thickness of etch-stop are deposited, most preferably 2100 angstroms thickness of etch-stop are deposited. Preferably, after the gate layer etch and after spacer formation (or, alternatively, after the dielectric layer is formed), the etch-stop layer has a thickness of 800-1800 angstroms, more preferably a thickness of 1100-1500 angstroms, most preferably a thickness of 1200-1400 angstroms. Similarly, the thickness deposited would preferably be these same ranges, with an additional 700 angstroms added to accommodate loss during the gate layer etch and spacer formation, when material are used which may result in a loss of the etch-stop layer at these points in the process.

Referring to Figures 6-9, each layer may be patterned to form the gate stack. The patterning may be accomplished, for example, by conventional

photolithographic and etching techniques. Referring to Figures 6 and 7, the etch-stop layer may be etched to form a patterned etch-stop layer 150, for example by forming a patterned photoresist 210 on etch-stop layer 145 (Figure 6) and then etching the exposed portions of the layer. A hydrofluoric acid dip may be used to remove sidewall passivation.

The etch-stop etching may be carried out by exposure to a plasma formed from a mixture of gasses. Preferably, the gasses and plasma comprise carbon, fluorine and hydrogen. Preferably, the atomic ratio of fluorine : hydrogen is 43:1 to 13:3, more preferably 35:1 to 5:1, most preferably 27:1 to 7:1. Preferably, the mixture of gasses includes CF₄ and CHF₃; preferably the ratio by volume of CF₄ : CHF₃ is 10:1 to 1:3, more preferably 8:1 to 1:2, most preferably 6:1 to 1:1. The gas mixture and plasma may also include other gasses, such as He, Ne or Ar. The pressure during etching is greater than 4 mTorr, preferably at least 10 mTorr, such as 10-80 mTorr, more preferably at least 15 mTorr, such as 15-45 mTorr, most preferably 25-35 mTorr.

The line-edge roughness achieved is at most 9 nm, preferably at most 8 nm, more preferably at most 6 nm. Another advantage of this plasma etching is that it also consumes less photoresist. This plasma etching may be used in other steps that pattern a nitride layer, for example, during formation of isolation regions, such as in shallow trench isolation (STI) processes.

Referring to Figure 8, the patterned etch-stop layer may be used as a hard mask for the etching of the metallic layer 125 (Figure 7) to form a patterned metallic layer 130. Referring to Figure 9, the patterned etch-stop layer and the patterned metallic layer may be used as a hard mask for the etching of the gate layer 105 (Figure 8) to form patterned gate layer 110. The gate etching may be carried out by conventional gate etch techniques, for example by exposure to a plasma formed from chlorine, hydrobromic acid and/or oxygen.

The patterned photoresist 210 (Figure 6) may be removed at any stage of the gate stack formation following the etch-stop etch. For example, the patterned photoresist may be removed immediately after the etch-stop etch

(as illustrated in Figures 6 and 7), or it may be removed after the etching of the metallic layer or after the gate etching. The removal of the photoresist may be followed by a cleaning procedure to ensure removal of any residual byproduct of the photoresist or of the photoresist removal. For example, the photoresist may be removed by ashing the patterned photoresist to provide a gate stack containing a patterned etch-stop layer (Figure 7). This gate stack without a photoresist layer may then be treated with a cleaning solution to complete the removal and cleaning process. The most preferred cleaning agent contains water, 2-(2 aminoethoxy) ethanol, hydroxylamine, and catechol. An example of a cleaning solution is EKC265tm (EKC, Hayward, CA).

Figure 9 thus illustrates a gate stack 200 which may be formed on a semiconductor wafer. Semiconductor substrate 100 supports a gate insulating layer 102, which in turn supports a gate layer 110. The gate layer supports a metallic layer 130, which may optionally be separated from the gate layer by barrier layer 120. The metallic layer may optionally support a barrier layer 140. The etch-stop layer 150 is on the metallic layer 130, or optionally on the layer 140 above the metallic layer.

Further processing of the gate structure may include forming sidewall oxide regions 170 on gate layer 110 and forming spacers 160 (preferably containing nitride) on the sides of the stack. Furthermore, a dielectric layer 180 may be formed on the etch-stop layer, and contacts or via 190 formed through the dielectric to the substrate, as illustrated in Figure 10. This via may be lined and filled to form a via-contact, for example with TiN and tungsten, respectively. Other processing may include forming contacts to the gate itself. After dielectric layer is formed, the etch-stop layer has a thickness of at least 800 angstroms, preferably at least 1100 angstroms, so that it may be used to allow formation of SAC.

Other processing may be used to complete formation of semiconductor devices from the semiconductor structure. For example, source/drain regions 12, 14 may be formed in the substrate, additional dielectric layers may be formed on the substrate, and contacts and metallization layers may be formed

on these structures. These additional elements may be formed before, during, or after formation of the gate stack.

The related processing steps, including the etching of the gate stack layers and other steps such as polishing, cleaning, and deposition steps, for use in the present invention are well known to those of ordinary skill in the art, and are also described in Encyclopedia of Chemical Technology, Kirk-Othmer, Volume 14, pp. 677-709 (1995); Semiconductor Device Fundamentals, Robert F. Pierret, Addison-Wesley, 1996; Wolf, Silicon Processing for the VLSI Era, Lattice Press, 1986, 1990, 1995 (vols 1-3, respectively), and Microchip Fabrication 4rd. edition, Peter Van Zant, McGraw-Hill, 2000.

The semiconductor structures of the present invention may be incorporated into a semiconductor device such as an integrated circuit, for example a memory cell such as an SRAM, a DRAM, an EPROM, an EEPROM etc.; a programmable logic device; a data communications device; a clock generation device; etc. Furthermore, any of these semiconductor devices may be incorporated in an electronic device, for example a computer, an airplane or an automobile.

EXAMPLE

Example 1 – Formation of a Gate Structure

The following detailed steps were used to form the gate stack having a split gate:

Nitrogen-containing gate oxide formation
Poly deposition – single amorphous gate deposit
Mask for P-doping
P ⁺ poly implantation
N-well implantation
P-channel implantation
P ⁺ poly implantation strip resist
Mask for N-doping
P-well implantation
N ⁺ poly implantation
N-channel implantation
N ⁺ poly implantation strip resist
Tungsten gate pre-clean
Tungsten PVD, sputtering (nitrogen+argon, then argon only)
Nitride – PECVD
Deposit ARC and Resist
Etch mask for nitride
Nitride etch – ARC, silicon nitride, and partial tungsten etch
Remove resist
Tungsten and Poly etch
Post-poly etch clean
Selective oxidation
N ⁺ source/drain extension implant
Stripping & cleaning
P ⁺ source/drain extension implant
Stripping & cleaning
Nitride spacer deposition (BTBAS chemistry)
Spacer etch
Post-spacer etch clean
N ⁺ source/drain implant
Stripping & cleaning
P ⁺ source/drain implant
Stripping & cleaning
Nitride-poly cut mask etch and clean
Dielectric deposition/planarization/mask for contacts
self-aligned contact (SAC) etch
SAC etch clean

Bottom anti-reflective coating (BARC) was etched under the following conditions: CF₄ flow rate of 100 sccm, Ar flow rate of 100 sccm, power of 600 W, bias of 75 W, a pressure of 16 mTorr, and a temperature of 60°C. Temperature is controlled, for example, by He backside cooling during the BARC etch, as well as in subsequent steps.

The resist was then trimmed under the following conditions: HBr flow rate of 160 sccm, O₂ flow rate of 28 sccm, power of 400 W, a pressure of 8 mTorr, a temperature of 60°C, and for a time of 10 seconds. Alternatively, the resist was trimmed under the following conditions: HBr flow rate of 169 sccm, O₂ flow rate of 19 sccm, power of 400 W, a pressure of 8 mTorr, a temperature of 60°C, and for a time of 5 seconds.

Etching of the nitride was carried out with a plasma at a pressure of 30 mTorr, at a power of 500 W, a bias of 100 W, and at a temperature of 60-65 °C. The gas composition is CHF₃ at 275 sccm and CF₄ at 300 sccm. An overetch of 20% was used.

The tungsten was partially etched under the following conditions: NF₃ flow rate of 10 sccm, Cl₂ flow rate of 25 sccm, O₂ flow rate of 5 sccm, Ar flow rate of 50 sccm, N₂ flow rate of 30 sccm, He flow rate of 150 sccm, power of 800 W, bias of 60 W, a pressure of 4 mTorr, a temperature of 60°C, and for a time of 10 seconds.

Resist material was removed by ashing (for example at 80°C with a mixture of CF₄ and O₂), and the stack was cleaned by treating the wafer with EKC265tm (EKC, Hayward, CA; a mixture of 2-(2 aminoethoxy) ethanol, hydroxylamine and catechol) by spinning with spraying (using a spray tool) at 65 or 70°C for 10 minutes, then 2 minutes at 20°C, followed by rinsing with deionized water, to prevent undesirable oxidation of the tungsten. This clean may be used for any stripping and cleaning step where tungsten or tungsten nitride is exposed to prevent undesirable oxidation. Also, the clean may be carried out with downstream plasma ashing under the following conditions, followed by washing with water: step 1: CF₄ flow rate of 50 sccm, H₂O flow rate of 160 sccm, N₂/H₂ flow rate of 1400 sccm, power of 1050 W, bias of 100 W, a pressure of 750 mTorr, a temperature of 80°C, and for a time of 30

seconds; step 2: NF_3 flow rate of 40 sccm, H_2O flow rate of 170 sccm, O_2 flow rate of 170 sccm, bias of 150 W, a pressure of 250 mTorr, a temperature of 80°C , and for a time of 120 seconds.

The tungsten was then etched under the following conditions: NF_3 flow rate of 15 sccm, Cl_2 flow rate of 25 sccm, O_2 flow rate of 5 sccm, Ar flow rate of 50 sccm, N_2 flow rate of 30 sccm, He flow rate of 150 sccm, power of 800 W, bias of 35 W, a pressure of 4 mTorr, and a temperature of 60°C . An overetch of the tungsten was carried out for 5 seconds. The system was then pumped down for 20 seconds.

The poly was then etched under the following conditions: HBr flow rate of 250 sccm, He(80%)/ O_2 (20%) flow rate of 12 sccm, power of 450 W, a bias of 40 W, a pressure of 25 mTorr, and a temperature of 60°C . A poly overetch was carried out under the following conditions: HBr flow rate of 150 sccm, He(80%)/ O_2 (20%) flow rate of 8 sccm, He flow rate of 100 sccm, power of 200W, a bias of 70W, a pressure of 70 mTorr, a temperature of 60°C , and for a time of 63 seconds. Alternatively, the poly overetch was carried out under the following conditions: HBr flow rate of 150 sccm, He(80%)/ O_2 (20%) flow rate of 13 sccm, He flow rate of 200 sccm, power of 250 W, a bias of 60 W, a pressure of 80 mTorr, a temperature of 60°C , and for a time of 53 seconds.

Cleaning may be carried out as described above, or for example, by downstream, followed by rinsing with water (for example with deionized water for 7 cycles), under the following conditions: CF_4 flow rate of 40 sccm, O_2 flow rate of 1000 sccm, H_2O flow rate of 200 sccm, N_2 flow rate of 150 sccm, power of 1700 W, a pressure of 700 mTorr, a temperature of 70°C , and for a time of 80 seconds.

The exposed sides of the poly were covered with a layer of oxide about 50-70 angstroms thick by the selective oxidation. This was carried out by exposing the stack to a mixture of hydrogen and oxygen (10% steam) at a temperature of 750°C to selectively oxidize the poly relative to the tungsten and tungsten nitride.

BTBAS was used to form a nitride layer for spacer formation under the following conditions: BTBAS flow rate of 50 sccm, NH₃ flow rate of 100 sccm, a pressure of 150 mTorr, and a temperature of 550°C.

Etching of the nitride (nitride-poly cut mask etch and clean) was carried out with a plasma at a pressure of 35 mT, at a power of 280 W, and a temperature of 15 °C. The gas composition for the main etch was CHF₃ at 30 sccm, Ar at 60 sccm, and O₂ at 10 sccm. The clean was carried out with plasma ashing in two steps, followed by a solvent clean:

Step1:

pressure of 2 mTorr, temperature of 185°C, microwave power of 800 W, gas: O₂ at 3750 sccm, N₂ at 375 sccm;

Step 2:

same values, except a temperature of 200°C and microwave power of 1400 W.

Etching to form contacts (SAC etch) was carried out with a plasma at a pressure of 55 mTorr, a power of 500 W, a temperature of 35°C, with the magnet at 20 Gauss, a gas of CF₄ at 5 sccm, CHF₃ at 10 sccm, C₂H₂F₄ at 10 sccm, and Ar at 90 sccm, as the ARC etch; and as the main etch a pressure of 55 mTorr, a power of 500 W, a temperature of 35°C, with the magnet at 25 Gauss, a gas of CHF₃ at 80 sccm, C₂H₂F₄ at 8 sccm, and Ar at 90 sccm. The clean was carried out with plasma ashing in two steps, followed by a solvent clean:

Step1:

pressure of 400 mTorr, temperature of 20 +/- 5°C, RF power of 420 W, gas: O₂ at 400 sccm.

Step 2:

pressure of 750 mTorr, temperature of 20 +/- 5°C, RF power of 420 W, gas: N₂ at 400 sccm, H₂ at 400 sccm, and NF₃ at 5 sccm; or alternatively:

pressure of 750 mTorr, temperature of 40 +/- 5°C, RF power of 350 W, gas: CF₄ at 20 sccm, N₂/5% H₂ at 200 sccm, and O₂ at 500 sccm.

SAC etch clean was carried out using EKC 265tm, with a spray tool: temperature of 70°C for 10 minutes, and an extra 2 minutes at 20°C, followed

by rinsing with deionized water and then spin drying in N₂; then washed with H₂SO₄ at 150°C twice for 10 minutes each and then spin drying in N₂.

5 In the stack, the silicon nitride layer had a thickness of 1300 angstroms (although the actual amount deposited was greater since silicon nitride is lost during the poly etch and during spacer etch), the tungsten layer had a thickness of 325 angstroms, the tungsten nitride layer had a thickness of 75 angstroms, and the poly layer had a thickness of 735 angstroms. The contacts having a width of 0.13 microns at the top, and a width of 0.05 microns at the bottom.

CLAIMS

1. A method of making a semiconductor structure, comprising:
etching a nitride layer with a plasma to form a patterned nitride
layer,
5 wherein the nitride layer is on a semiconductor substrate,
a photoresist layer is on the nitride layer, and
the plasma is prepared from a gas mixture comprising CF_4 and
 CHF_3 at a pressure of at least 10 mTorr.
2. The method of claim 1, wherein the gas mixture comprises a
10 ratio of CF_4 : CHF_3 of 10:1 to 1:3.
3. The method of claim 1, wherein the pressure is 15-45 mTorr.
4. The method of claim 1, wherein the photoresist layer comprises
193 nm photoresist.
5. The method of claim 1, wherein the patterned nitride layer has a
15 line-edge roughness of at most 9 nm.
6. The method of claim 1, wherein
the gas mixture comprises a ratio of CF_4 : CHF_3 of 8:1 to 1:2,
the pressure is 25-35 mTorr, and
the photoresist layer comprises 193 nm photoresist.
- 20 7. A method of making a semiconductor structure, comprising:
etching a nitride layer with a plasma to form a patterned nitride
layer,
wherein the nitride layer is on a stack,
the stack is on a semiconductor substrate,
25 the stack comprises
 - (i) a gate layer, comprising silicon, and
 - (ii) a metallic layer, on the gate layer,

a photoresist layer is on the nitride layer,
the photoresist layer comprises a 193 nm photoresist,
the patterned nitride layer has a line-edge roughness of at most
8 nm, and

5 the plasma comprises carbon, hydrogen and fluorine.

8. The method of claim 7, wherein the patterned nitride layer has a
line-edge roughness of at most 6 nm.

9. The method of claim 7, wherein the plasma is prepared from a
gas mixture at a pressure of at least 15 mTorr.

10 10. The method of claim 7, wherein the plasma is prepared from a
gas mixture at a pressure of 25-35 mTorr.

11. The method of claim 7, wherein the gate layer comprises a P⁺
region and an N⁺ region, and
wherein the P⁺ and N⁺ regions are separated by a region which
is on an isolation region of the substrate having a width of at most 0.4
microns.

15

12. A method of making a semiconductor device, comprising:
forming a semiconductor structure by the method of claim 1, and
forming a semiconductor device from the semiconductor
structure.

20

13. A method of making an electronic device, comprising:
forming a semiconductor device by the method of claim 12, and
forming an electronic device comprising the semiconductor
device.

25

14. A method of making a semiconductor device, comprising:
forming a semiconductor structure by the method of claim 7, and
forming a semiconductor device from the semiconductor
structure.

15. A method of making an electronic device, comprising:
forming a semiconductor device by the method of claim 14, and
forming an electronic device comprising the semiconductor
device.

5

16. A semiconductor structure produced by the method of claim 1.

17. A semiconductor structure produced by the method of claim 7.

18. A semiconductor structure, comprising:

10

A patterned nitride layer on a semiconductor substrate,
wherein the patterned nitride layer has a line-edge roughness of
at most 9 nm, and
an isolation region of the substrate has a width of at most 0.4
microns.

15

19. The semiconductor structure of claim 18, further comprising a
stack, between the nitride layer and the semiconductor substrate,
wherein the stack comprises
(i) a gate layer, comprising silicon, and
(ii) a metallic layer, on the gate layer, and
the gate layer is on the isolation.

20

20. The semiconductor structure of claim 18, wherein the patterned
nitride layer has a line-edge roughness of at most 6 nm.




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10