

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
26 January 2006 (26.01.2006)

PCT

(10) International Publication Number  
**WO 2006/009268 A1**

(51) International Patent Classification<sup>7</sup>: **H02M 3/155**,  
H01M 10/44

(21) International Application Number:  
PCT/JP2005/013528

(22) International Filing Date: 15 July 2005 (15.07.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
2004-211493 20 July 2004 (20.07.2004) JP

(71) Applicant (for all designated States except US): **RICOH COMPANY, LTD.** [JP/JP]; 3-6, Nakamagome 1-chome, Ohta-ku, Tokyo, 1438555 (JP).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **NISHIDA, Junji** [JP/JP]; 10-3, Midorimachi, Neyagawa-shi, Osaka, 5720022 (JP).

(74) Agent: **ITOH, Tadahiko**; 32nd Floor, Yebisu Garden Place Tower, 20-3Ebisu 4-chome, Shibuya-ku, Tokyo, 1506032 (JP).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SWITCHING REGULATOR, POWER SUPPLY CIRCUIT AND SECONDARY CELL CHARGING CIRCUIT INCLUDING THE SAME



(57) Abstract: ABSTRACT A switching regulator is disclosed that is able to prevent reverse direction current flow without using a dedicated diode even when a PMOS transistor is used as a switching transistor of a step-down switching regulator. A selection circuit is provided to control connection of the substrate gate of the switching transistor, and a control circuit controls the selection circuit to connect the substrate gate to the drain of the switching transistor when the voltage on an input terminal of the switching regulator is less than or equal to the voltage on the output terminal of the switching regulator, and connect the substrate gate to

- 1 -

## DESCRIPTION

SWITCHING REGULATOR, POWER SUPPLY CIRCUIT AND SECONDARY  
CELL CHARGING CIRCUIT INCLUDING THE SAME

5

TECHNICAL FIELD

The present invention relates to a switching  
regulator, a power supply circuit using the switching  
regulator, and a secondary cell charging circuit  
10 including the switching regulator, and particularly, to a  
switching regulator to an output terminal of which a  
voltage is applied and which has a circuit capable of  
preventing reverse direction flow of an electric current  
to an input terminal from a power supply connected to the  
15 output terminal.

BACKGROUND ART

In the related art, PMOS (P-channel metal  
oxide semiconductor) transistors are widely used as  
20 switching elements of step-down switching regulators, and  
voltage control elements of linear regulators. In  
addition, power supply circuits using PMOS transistors as  
control elements are employed in secondary cell charging  
circuits, in parallel running power supply circuits in  
25 which output terminals of plural power supplies are

- 2 -

connected to each other to supply electric power to loads, and in backup power supply circuits for executing temporary circuit backup when the main power supply is turned off.

5                   In these power supply circuits using PMOS transistors, when a voltage from another power supply circuit is applied to an output terminal of such a power supply circuit, if the power supply connected to an input terminal is disconnected, or the power supply experiences  
10 trouble, an electric current flows in a reverse direction to the input terminal from the output terminal, namely, reverse direction flow occurs. Further, in the parallel running power supply circuit, if the output voltages of the power supplies are different, reverse direction flow  
15 also occurs.

FIG. 4 is a circuit diagram illustrating an equivalent circuit of a transistor.

The reason for the reverse direction flow is explained below with reference to FIG. 4.

20                   As illustrated in FIG. 4, a diode D1 is connected between a source S and a substrate gate (also referred to as "back gate") SG, and a diode D2 is connected between a drain D and the substrate gate SG. The diode D1 and the diode D2 are parasitic diodes  
25 produced when integrating the PMOS transistor into a

- 3 -

semiconductor device.

Generally, when using a PMOS transistor as a switching element or a voltage control element of a power supply circuit, an input voltage is applied on the source  
5 S of the PMOS transistor, and an output voltage is extracted from the drain D of the PMOS transistor.

FIG. 5 is a circuit diagram showing an example of connection of the substrate gate to the PMOS transistor.

10 As illustrated in FIG. 5, in the PMOS transistor, the substrate gate SG is connected to the source S to short the parasitic diode D1. Hence, when the PMOS transistor is turned off, the parasitic diode D2 turns out to be inserted between the source and the drain  
15 in a reverse direction, so as to prevent conduction of a current from the source side connected to the input terminal to the drain side connected to the output terminal.

However, as described above, when a voltage is  
20 applied to the output terminal, if the power supply connected to the input terminal is disconnected, or the input voltage is lowered, the parasitic diode D2 ends up being turned on, and as a result, an electric current flows from the drain side connected to the output  
25 terminal to the source side connected to the input

- 4 -

terminal, namely, reverse direction flow occurs. The reverse direction flow not only degrades efficiency of the power supply, but also causes a crash or a malfunction of the power supply circuit; hence, it is  
5 necessary to prevent the reverse direction flow.

In order to prevent the reverse direction flow in a parallel running power supply circuit in which plural power supply circuits are connected in parallel, usually, an OR diode is inserted between an output  
10 terminal of each of the power supply circuit and the load. For example, reference can be made to Japanese Laid Open Patent Application No. 6-105464.

In addition, also in the case of a secondary cell charging circuit, usually, a diode is used to  
15 prevent the reverse direction flow. When an NMOS (N-channel metal oxide semiconductor) transistor is used as a switching element of a step-down DC-DC converter, the NMOS transistor is able to prevent reverse direction flow. For example, reference can be made to Japanese Laid Open  
20 Patent Application No. 2002-84742.

However, since the forward voltage of a diode is about 0.7 V, an input voltage of the diode in the forward direction has to be set to additionally include the forward voltage. This may cause high power loss in a  
25 circuit for supplying a large current, and degrade the

- 5 -

power efficiency. When an NMOS transistor is used as the switching element, a voltage much greater than the output voltage has to be applied to the gate of the switching element in order to drive the switching element. Due to this, compared to a switching element using the PMOS transistor, one has to increase the difference between the input voltage and the output voltage, or supply the gate voltage from a voltage source having a high output voltage. However, when increasing the difference between the input voltage and the output voltage, the power efficiency degrades, and when using the high output voltage source, the circuit turns out to be complicated and becomes expensive.

#### 15 DISCLOSURE OF THE INVENTION

It is a general object of the present invention to solve one or more of the problems of the related art.

A specific object of the present invention is to provide a switching regulator capable of preventing reverse direction flow of an electric current without using a dedicated diode even when a PMOS transistor is used as a switching element of a step-down switching regulator, a power supply circuit including the switching regulator, and a secondary cell charging circuit

- 6 -

including the switching regulator.

According to a first aspect of the present invention, there is provided a switching regulator that is a step-down switching regulator for converting a

5 voltage applied to an input terminal to a predetermined voltage and outputting the predetermined voltage from an output terminal, said switching regulator comprising: a switching transistor formed from a PMOS transistor configured to switch ON or switch OFF output of the input

10 voltage according to a control signal input to a control electrode; a smoothing circuit configured to smooth the output voltage from the switching transistor and output the smoothed voltage to the output terminal; a selection circuit configured to control connection of a substrate

15 gate of the switching transistor according to the input control signal; and a switching transistor control circuit configured to control a switching operation of the switching transistor so that the voltage from the output terminal becomes the predetermined voltage,

20 wherein the selection circuit connects the substrate gate to a drain of the switching transistor when the voltage on the input terminal is lower than or equal to the voltage on the output terminal, and connects the substrate gate to a source of the switching transistor

25 when the voltage on the input terminal is higher than the

- 7 -

voltage on the output terminal.

As an embodiment, the switching regulator further comprises a selection control circuit that compares the voltage on the input terminal to the voltage  
5 on the output terminal, and controls the selection operation of the selection circuit according to a comparison result, wherein the selection control circuit controls the selection circuit to connect the substrate gate to the drain of the switching transistor when the  
10 voltage on the input terminal is less than or equal to the voltage on the output terminal, and controls the selection circuit to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is greater than the voltage on the output  
15 terminal.

As an embodiment, the selection operation of the selection circuit is controlled by an external selection control circuit according to the voltage on the input terminal and the voltage on the output terminal so  
20 that the selection circuit is controlled to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and connect the substrate gate to the drain of the switching  
25 transistor when the voltage on the input terminal is

- 8 -

greater than the voltage on the output terminal.

As an embodiment, the switching regulator further comprises a switching circuit that connects a gate of the switching transistor to the drain of the switching transistor, wherein when the voltage on the input terminal is less than or equal to the voltage on the output terminal, based on a control signal from the selection control circuit, the switching circuit connects the gate of the switching transistor to the drain of the switching transistor while the switching transistor control circuit stops output of the control signal to the gate of the switching transistor; and when the voltage on the input terminal is greater than the voltage on the output terminal, based on the control signal from the selection control circuit, the switching circuit disconnects the gate of the switching transistor from the source of the switching transistor while the switching transistor control circuit outputs the control signal to the gate of the switching transistor.

As an embodiment, the switching circuit includes a field effect transistor (FET).

As an embodiment, the selection circuit includes a field effect transistor (FET).

As an embodiment, the smoothing circuit includes a synchronization rectification transistor that

- 9 -

is connected to the switching transistor in series and is controlled by the switching transistor control circuit to be switched on or switched off, wherein the switching transistor, the synchronization rectification transistor, the selection circuit, the selection control circuit, the switching transistor control circuit, and the switching circuit are integrated into one IC chip.

As an embodiment, the smoothing circuit includes a synchronization rectification transistor that is connected to the switching transistor in series and is controlled by the switching transistor control circuit to be switched on or switched off, wherein the switching transistor, the synchronization rectification transistor, the selection circuit, the switching transistor control circuit, and the switching circuit are integrated into one IC chip.

According to a second aspect of the present invention, there is provided a power supply circuit, comprising one or more step-down switching regulators configured to convert a voltage applied to an input terminal to a predetermined voltage and output the predetermined voltage from an output terminal; and one or more linear regulators, wherein the switching regulator comprises: a switching transistor formed from a PMOS transistor configured to switch ON or switch OFF output

- 10 -

of the input voltage according to a control signal input to a control electrode; a smoothing circuit configured to smooth the output voltage from the switching transistor and output the smoothed voltage to the output terminal; a  
5 first selection circuit configured to control connection of a substrate gate of the switching transistor according to the input control signal, the first selection circuit connecting the substrate gate to a drain of the switching transistor when the voltage on the input terminal is less  
10 than or equal to the voltage on the output terminal, and connecting the substrate gate to a source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal; and a switching transistor control circuit  
15 configured to control a switching operation of the switching transistor so that the voltage from the output terminal becomes the predetermined voltage.

As an embodiment, the linear regulator comprises: a voltage control transistor that includes a  
20 PMOS transistor configured to control a current from the input terminal to the output terminal to control the voltage on the output terminal; a second selection circuit configured to control connection of the substrate gate of the voltage control transistor; a second  
25 switching transistor control circuit configured to

- 11 -

control a switching operation of the switching transistor so that the voltage from the output terminal becomes the predetermined voltage; a second selection control circuit that controls the selection operation of the selection  
5 circuit according to the voltage on the input terminal and the voltage on the output terminal, the second selection circuit connecting the substrate gate to a drain of the voltage control transistor when the voltage on the input terminal is less than or equal to the  
10 voltage on the output terminal, and connecting the substrate gate to a source of the voltage control transistor when the voltage on the input terminal is greater than the voltage on the output terminal; and a voltage control transistor control circuit configured to  
15 control the voltage control transistor so that the voltage from the output terminal becomes the predetermined voltage.

As an embodiment, the switching regulator further comprises a first selection control circuit that  
20 compares the voltage on the input terminal to the voltage on the output terminal, and controls the selection operation of the first selection circuit according to a comparison result, wherein the first selection control circuit controls the first selection circuit to connect  
25 the substrate gate to the drain of the switching

- 12 -

transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and controls the first selection circuit to connect the substrate gate to the drain of the switching transistor  
5 when the voltage on the input terminal is greater than the voltage on the output terminal.

As an embodiment, the selection operation of the first selection circuit is controlled by an external selection control circuit according to the voltage on the  
10 input terminal and the voltage on the output terminal so that the first selection circuit is controlled to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and  
15 connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

As an embodiment, the switching regulator further comprises a switching circuit that connects a  
20 gate of the switching transistor to the drain of the switching transistor, wherein when the voltage on the input terminal is less than or equal to the voltage on the output terminal, based on a control signal from the first selection control circuit, the switching circuit  
25 connects the gate of the switching transistor to the

- 13 -

drain of the switching transistor while the switching transistor control circuit stops output of the control signal to the gate of the switching transistor; and when the voltage on the input terminal is greater than the voltage on the output terminal, based on the control signal from the first selection control circuit, the switching circuit disconnects the gate of the switching transistor from the source of the switching transistor while the switching transistor control circuit outputs the control signal to the gate of the switching transistor.

As an embodiment, the smoothing circuit includes a synchronization rectification transistor that is connected to the switching transistor in series and controlled by the switching transistor control circuit to be switched on or switched off, wherein the switching transistor, the synchronization rectification transistor, the first selection circuit, the first selection control circuit, the switching transistor control circuit, the switching circuit, and the linear regulator are integrated into one IC chip.

As an embodiment, the smoothing circuit includes a synchronization rectification transistor connected to the switching transistor in series and controlled by the switching transistor control circuit to

- 14 -

be switched on or switched off, wherein the switching transistor, the synchronization rectification transistor, the first selection circuit, the switching transistor control circuit, the switching circuit, and the linear  
5 regulator are integrated into one IC chip.

According to a third aspect of the present invention, there is provided a power supply circuit, comprising: a plurality of step-down switching regulators each configured to convert a voltage applied on an input  
10 terminal to a predetermined voltage and output the predetermined voltage from an output terminal, wherein each of the switching regulators comprises: a switching transistor formed from a PMOS transistor configured to switch ON or switch OFF output of the input voltage  
15 according to a control signal input to a control electrode; a smoothing circuit configured to smooth the output voltage from the switching transistor and output the smoothed voltage to the output terminal; a selection circuit configured to control connection of a substrate  
20 gate of the switching transistor according to the input control signal, the selection circuit connecting the substrate gate to a drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and  
25 connecting the substrate gate to a source of the

- 15 -

switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal; and a switching transistor control circuit configured to control a switching operation of the switching transistor so that the voltage from the output terminal becomes the predetermined voltage.

As an embodiment, the switching regulator further comprises: a selection control circuit that compares the voltage on the input terminal to the voltage on the output terminal, and controls the selection operation of the selection circuit according to a comparison result, wherein the selection control circuit controls the selection circuit to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and controls the selection circuit to connect the substrate gate with the source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

As an embodiment, the selection operation of the selection circuit is controlled by an external selection control circuit according to the voltage on the input terminal and the voltage on the output terminal so that the selection circuit is controlled to connect the

- 16 -

substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

As an embodiment, the switching regulator further comprises a switching circuit that connects a gate of the switching transistor to the drain of the switching transistor, wherein when the voltage on the input terminal is less than or equal to the voltage on the output terminal, based on a control signal from the selection control circuit, the switching circuit connects the gate of the switching transistor to the drain of the switching transistor while the switching transistor control circuit stops output of the control signal to the gate of the switching transistor; and when the voltage on the input terminal is greater than the voltage on the output terminal, based on the control signal from the selection control circuit, the switching circuit disconnects the gate of the switching transistor from the source of the switching transistor while the switching transistor control circuit outputs the control signal to the gate of the switching transistor.

As an embodiment, the smoothing circuit

- 17 -

includes a synchronization rectification transistor that is connected to the switching transistor in series and is controlled by the switching transistor control circuit to be switched on or switched off, wherein the switching transistor, the synchronization rectification transistor, the selection circuit, the selection control circuit, the switching transistor control circuit, and the switching circuit are integrated into one IC chip.

As an embodiment, the smoothing circuit includes a synchronization rectification transistor that is connected to the switching transistor in series and is controlled by the switching transistor control circuit to be switched on or switched off, wherein the switching transistor, the synchronization rectification transistor, the selection circuit, the switching transistor control circuit, and the switching circuit are integrated into one IC chip.

According to a fourth aspect of the present invention, there is provided a secondary cell charging circuit, comprising a step-down switching regulator configured to convert a voltage applied on an input terminal to a predetermined voltage and output the predetermined voltage from an output terminal, a secondary cell being connected to the output terminal, wherein the switching regulator comprises: a switching

- 18 -

transistor formed from a PMOS transistor configured to switch ON or switch OFF output of the input voltage according to a control signal input to a control electrode; a smoothing circuit configured to smooth the output voltage from the switching transistor and output the smoothed voltage to the output terminal; a selection circuit configured to control connection of a substrate gate of the switching transistor according to the input control signal, the selection circuit connecting the substrate gate to a drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and connecting the substrate gate to a source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal; and a switching transistor control circuit configured to control a switching operation of the switching transistor so that the voltage from the output terminal becomes the predetermined voltage.

As an embodiment, the switching regulator further comprises: a selection control circuit that compares the voltage on the input terminal to the voltage on the output terminal, and controls the selection operation of the selection circuit according to a comparison result, wherein the selection control circuit

- 19 -

controls the selection circuit to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and controls the selection circuit to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

As an embodiment, the selection operation of the selection circuit is controlled by an external selection control circuit according to the voltage on the input terminal and the voltage on the output terminal so that the selection circuit is controlled to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

As an embodiment, the switching regulator further comprises: a switching circuit that connects a gate of the switching transistor to the drain of the switching transistor, wherein when the voltage on the input terminal is less than or equal to the voltage on the output terminal, based on a control signal from the

- 20 -

selection control circuit, the switching circuit connects the gate of the switching transistor to the drain of the switching transistor while the switching transistor control circuit stops output of the control signal to the gate of the switching transistor; and when the voltage on the input terminal is greater than the voltage on the output terminal, based on the control signal from the selection control circuit, the switching circuit disconnects the gate of the switching transistor from the source of the switching transistor while the switching transistor control circuit outputs the control signal to the gate of the switching transistor.

As an embodiment, the smoothing circuit includes a synchronization rectification transistor that is connected to the switching transistor in series and is controlled by the switching transistor control circuit to be switched on or switched off, wherein the switching transistor, the synchronization rectification transistor, the selection circuit, the selection control circuit, the switching transistor control circuit, and the switching circuit are integrated into one IC chip.

As an embodiment, the smoothing circuit includes a synchronization rectification transistor that is connected to the switching transistor in series and is controlled by the switching transistor control circuit to

- 21 -

be switched on or switched off, wherein the switching transistor, the synchronization rectification transistor, the selection circuit, the switching transistor control circuit, and the switching circuit are integrated into  
5 one IC chip.

According to the switching regulator and the secondary cell charging circuit of the present invention, when the voltage on the input terminal is less than or equal to the voltage on the output terminal, the  
10 selection circuit is controlled to connect the substrate gate of the switching transistor to the drain of the switching transistor, which is a PMOS transistor, and when the voltage on the input terminal is greater than the voltage on the output terminal, the selection circuit  
15 is controlled to connect the substrate gate of the switching transistor to the drain of the switching transistor. Due to this, even when a power supply is connected to the output terminal, it is possible to prevent the reverse direction flow of a current to the  
20 input terminal. Because a diode is not used for preventing the reverse direction flow, as in the related art, a voltage drop across the diode does not occur, and this further improves power efficiency.

According to the power supply circuit of the  
25 present invention, when the voltage on the input terminal

- 22 -

is less than or equal to the voltage on the output terminal, the first selection circuit is controlled to connect the substrate gate of the switching transistor to the drain of the switching transistor, which is a PMOS transistor, and when the voltage on the input terminal is greater than the voltage on the output terminal, the first selection circuit is controlled to connect the substrate gate of the switching transistor to the drain of the switching transistor.

10 In addition, when the power supply circuit includes a switching regulator and a linear regulator to output specified voltages to the same output terminal, when the voltage on the input terminal is less than or equal to the voltage on the output terminal, the first and second selection circuits are controlled to connect the substrate gate of the switching transistor to the drain of the switching transistor, which is a PMOS transistor, and when the voltage on the input terminal is greater than the voltage on the output terminal, the first and second selection circuits are controlled to connect the substrate gate of the switching transistor to the drain of the switching transistor.

Due to this, even when a power supply is connected to the output terminal, it is possible to prevent the reverse direction flow of a current to the

- 23 -

input terminal. Because a dedicated diode is not used for preventing the reverse direction flow, as in the related art, a voltage drop across the diode does not occur, and this further improves power efficiency.

5           These and other objects, features, and advantages of the present invention will become more apparent from the following detailed description of preferred embodiments given with reference to the accompanying drawings.

10

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a circuit diagram exemplifying a switching regulator according to an embodiment of the present invention;

15           FIG. 2 is a circuit diagram exemplifying a power supply circuit which employs the switching regulator 1 in FIG. 1;

FIG. 3 is a circuit diagram exemplifying another switching regulator according to an embodiment of  
20 the present invention;

FIG. 4 is a circuit diagram illustrating an equivalent circuit of a PMOS transistor; and

FIG. 5 is a circuit diagram showing an example of connection of the substrate gate to the PMOS  
25 transistor.

BEST MODE FOR CARRYING OUT THE INVENTION

Below, preferred embodiments of the present invention are explained with reference to the accompanying drawings.

FIG. 1 is a circuit diagram exemplifying a switching regulator according to an embodiment of the present invention.

As illustrated in FIG. 1, in a step-down switching regulator 1, a DC (direct current) power supply 10 is connected between an input terminal IN and ground, and the DC power supply 10 supplies an input voltage Vdd to the input terminal IN. The step-down switching regulator 1 converts the input voltage Vdd to a predetermined voltage and outputs the predetermined voltage from an output terminal OUT. A load 11 is connected between the output terminal OUT and ground.

The switching regulator 1 includes a switching transistor M1, which is a PMOS transistor, for controlling outputting of the input voltage Vdd supplied to the input terminal IN, a synchronization rectification transistor M2, which is an NMOS transistor, an inductor L and a condenser C for smoothing a voltage signal, and resistors R1, R2 which divide a voltage Vout output from the output terminal OUT to generate a divisional voltage

- 25 -

Vd1 (thus, the resistors R1, R2 are referred to as "output voltage detection resistors").

In addition, the switching regulator 1 includes a reference voltage generation circuit 2 which generates a certain reference voltage Vr1, an error amplifier 3 which compares the divisional voltage Vd1 to the reference voltage Vr1, and generates a voltage Ver according to the comparison result, a triangular wave generation circuit 4 which generates a triangular wave TW having a specified frequency, and a PWM control circuit 5 which performs PWM control on the switching transistor M1 and the synchronization rectification transistor M2 based on the output voltage Ver from the error amplifier 3 and the triangular wave TW, so as to switch ON or switch OFF the switching transistor M1 and the synchronization rectification transistor M2.

In addition, the switching regulator 1 includes a selection switch SW1 for controlling connection of a substrate gate of the switching transistor M1, and a switch SW2 that connects the gate and the drain of the switching transistor M1, an input output comparator 6 which compares the input voltage Vdd to the output voltage Vout, and controls operations of the selection switch SW1 and the switch SW2 according to the comparison result.

- 26 -

In the switching transistor M1, a parasitic diode D1 is formed between the source and the substrate gate (also referred to as "back gate"), and a parasitic diode D2 is formed between the drain and the substrate  
5 gate.

The reference voltage generation circuit 2, the error amplifier 3, the triangular wave generation circuit 4, and the PWM control circuit 5 constitute a switching control circuit 18. In addition, in the  
10 switching regulator 1, except for the inductor L and the condenser C, other elements can be integrated into one IC chip.

Further, the synchronization rectification transistor M2, the inductor L and the condenser C  
15 correspond to the smoothing circuit in claims, the selection switch SW1 corresponds to the selection circuit in claims, the selection switch SW2 corresponds to the switching circuit in claims, the input output comparator 6 corresponds to the selection control circuit in claims,  
20 and the reference voltage generation circuit 2, the error amplifier 3, the triangular wave generation circuit 4, the PWM control circuit 5 (namely, the switching control circuit 18), and the resistors R1, R2 constitute the switching transistor control circuit in claims.

25 The PWM control circuit 5 includes a PWM

- 27 -

circuit 15 and a drive circuit 16. The PWM circuit 15 generates a pulse signal Spw for PWM control from the output voltage Ver from the error amplifier 3 and the triangular wave TW output by the triangular wave generation circuit 4.

The drive circuit 16, in response to the pulse signal Spw from the PWM circuit 15, generates a control signal PD for switching operation of the switching transistor M1, and generates a control signal ND for switching operation of the synchronization rectification transistor M2 to drive the switching transistor M1 and the synchronization rectification transistor M2.

The switching transistor M1 and the synchronization rectification transistor M2 are connected in series between the input terminal IN and ground; the inductor L is connected between the output terminal OUT and the connecting portion of the switching transistor M1 and the synchronization rectification transistor M2; the condenser C is connected between the output terminal OUT and ground; and in parallel with the condenser C, the resistors R1 and R2 are connected between the output terminal OUT and ground in series. The connecting portion of the resistors R1 and R2 is connected to an inverted input terminal of the error amplifier 3, and the reference voltage Vr1 is input to the non-inverted input

- 28 -

terminal of the error amplifier 3.

The output voltage  $V_{er}$  from the error amplifier 3 is supplied to the inverted input terminal of a comparator, which serves as the PWM circuit 15. The pulse signal  $S_{pw}$  from the PWM circuit 15 is supplied to the non-inverted input terminal of the drive circuit 16. The drive circuit 16 supplies the control signal  $PD$  to the gate of the switching transistor  $M1$  for switching control of the switching transistor  $M1$ , and supplies the control signal  $ND$  to the gate of the synchronization rectification transistor  $M2$  for switching control of the synchronization rectification transistor  $M2$ .

A COM terminal of the selection switch  $SW1$  is connected to the substrate gate of the switching transistor  $M1$ , an S terminal of the selection switch  $SW1$  is connected to the source of the switching transistor  $M1$ , and a D terminal of the selection switch  $SW1$  is connected to the drain of the switching transistor  $M1$ .

The switch  $SW2$  is connected between the gate and the drain of the switching transistor  $M1$ .

The voltage on the input terminal  $IN$  and the voltage on the output terminal  $OUT$  are input to the input output comparator 6, and in response to the difference between the two voltages, the input output comparator 6 controls switching ON and switching OFF of the selection

- 29 -

switch SW1 and the switch SW2, and controls outputting of the control signals PD and ND in the drive circuit 16.

With the above configuration, the switching transistor M1 is switched ON or OFF. When the switching transistor M1 is switched ON, an electric current is supplied to the inductor L. At this moment, the synchronization rectification transistor M2 is turned OFF. When the switching transistor M1 is switched OFF, the synchronization rectification transistor M2 is turned ON, and the energy stored in the inductor L is released through the synchronization rectification transistor M2. The current generated at this moment is smoothed by the condenser C, and is output to the load 11 through the output terminal OUT.

The output voltage Vout from the output terminal OUT is divided by the voltage detection resistors R1, R2, and the divisional voltage Vd1 is input to the inverted input terminal of the error amplifier 3.

When the output voltage Vout of the switching regulator 1 rises, the output voltage of the error amplifier 3 is lowered, and thus, the duty cycle of the pulse signal Spw, which is output from the PWM circuit 15, decreases. As a result, the duration when the switching transistor M1 is ON becomes short, and the output voltage Vout of the switching regulator 1 is controlled to be

- 30 -

lowered. To the contrary, when the output voltage  $V_{out}$  of the switching regulator 1 lowers, operations opposite to the above are executed, and in this way, the output voltage  $V_{out}$  of the switching regulator 1 is controlled to be constant.

When the voltage on the input terminal IN is less than or equal to the voltage on the output terminal OUT, the input output comparator 6 connects the COM terminal to the D terminal so as to connect the substrate gate with the drain of the switching transistor M1. At the same time, the input output comparator 6 turns on the switch SW2, and connects the gate of the switching transistor M1 with the drain of the switching transistor M1, and stops outputting the control signal PD from the drive circuit 16, thereby making the output terminal OUT to be in a high impedance state. Here, although it is assumed that the voltage on the input terminal IN is less than or equal to the voltage on the output terminal OUT, the same is true even when the input terminal IN is less than or approximately equal to the voltage on the output terminal OUT.

In this way, the parasitic diode D2 of the switching transistor M1 is shorted, and in the switching transistor M1, the parasitic diode D1 is in a connection state along a direction from the source to the substrate

- 31 -

gate. Due to this, the switching transistor M1 is able to prevent current flow from the output terminal OUT to the input terminal IN with the parasitic diode D1.

When the voltage on the input terminal IN is greater than the voltage on the output terminal OUT, the input output comparator 6 connects the COM terminal to the S terminal so as to connect the substrate gate to the source of the switching transistor M1. At the same time, the input output comparator 6 turns off the switch SW2, and disconnects the gate of the switching transistor M1 from the drain of the switching transistor M1, and starts outputting the control signal PD to the drive circuit 16. Here, although it is assumed that the voltage on the input terminal IN is higher than the voltage on the output terminal OUT, but the same is true even when the input terminal IN is higher than the voltage on the output terminal OUT by a certain value.

In this way, the parasitic diode D1 of the switching transistor M1 is shorted, and in the switching transistor M1, and the parasitic diode D2 is in a connection state along a direction from the drain to the substrate gate. Due to this, the switching transistor M1, is able to prevent current flow from the input terminal IN to the output terminal OUT with the parasitic diode D2.

FIG. 2 is a circuit diagram exemplifying a

- 32 -

power supply circuit which employs the switching regulator 1 in FIG. 1. In FIG. 2, the same reference numbers are assigned to the same elements as those in FIG. 1, and overlapping descriptions are omitted.

- 5                   As illustrated in FIG. 2, a power supply circuit 20 includes the switching regulator 1 and a linear regulator 21. Output terminals of the switching regulator 1 and the linear regulator 21 are connected to the output terminal OUT of the power supply circuit 20.
- 10                  The input terminal of the switching regulator 1 is connected to the input terminal IN1 of the power supply circuit 20, and the input terminal of the linear regulator 21 is connected to the input terminal IN2 of the power supply circuit 20.
- 15                  A DC power supply 22, such as a battery cell, is connected between the input terminal IN1 and ground, and the DC power supply 22 supplies an input voltage Vdd1 to the input terminal IN1.
- In addition, a DC power supply 23, such as a
- 20                  battery cell, is connected between the input terminal IN2 and ground, and the DC power supply 23 supplies an input voltage Vdd2 to the input terminal IN2.
- The linear regulator 21 includes a reference voltage generation circuit 31 which generates a reference
- 25                  voltage Vr2; an error amplifier 32 which compares the

- 33 -

divisional voltage  $V_{d1}$  to the reference voltage  $V_{r2}$ , and generates a voltage signal in response to the comparison result; a voltage control transistor M21, which is a PMOS transistor and acts to output a current in response to a voltage input from the error amplifier 32 to control the voltage on the output terminal OUT; a selection switch SW21 which controls connection of the substrate gate of the voltage control transistor M21; and an input output comparator 33 which compares the input voltage  $V_{dd2}$  on the input terminal IN2 to the output voltage on the output terminal OUT, and controls operations of the selection switch SW21 in response to the comparison result.

In the voltage control transistor M21, a parasitic diode D21 is formed between the source and the substrate gate, and a parasitic diode D22 is formed between the drain and the substrate gate.

The switching regulator 1 and the linear regulator 21 commonly share the condenser C and the voltage detection resistors R1 and R2. In addition, except for the inductor L and the condenser C, other elements of the switching regulator 1 and the linear regulator 21 can be integrated into one IC chip.

Further, the selection switch SW1 corresponds to the first selection circuit in claims, the switching

- 34 -

control circuit 18 and the resistors R1, R2 constitute the switching transistor control circuit in claims, the selection switch SW21 corresponds to the second selection circuit in claims, the input output comparator 33  
5 corresponds to the second selection control circuit in claims, and the reference voltage generation circuit 31, the error amplifier 32, and the resistors R1, R2 constitute the voltage control transistor control circuit in claims.

10           The linear regulator 21 converts the input voltage Vdd2 to a predetermined voltage and outputs the predetermined voltage from the output terminal OUT. A load 11 is connected between the output terminal OUT and ground.

15           The voltage control transistor M21 is connected between the input terminal IN2 and the output terminal OUT. The connecting portion of the resistors R1 and R2 is connected to the non-inverted input terminal of the error amplifier 32, and the reference voltage Vr2 is  
20 input to the inverted input terminal of the error amplifier 32. The output terminal of the error amplifier 32 is connected to the gate of the voltage control transistor M21.

          The COM terminal of the selection switch SW21  
25 is connected to the substrate gate of the voltage control

- 35 -

transistor M21, an S terminal of the selection switch SW21 is connected to the source of the voltage control transistor M21, and a D terminal of the selection switch SW21 is connected to the drain of the voltage control transistor M21.

The voltage on the input terminal IN2 and the voltage on the output terminal OUT are input to the input output comparator 33, and in response to the difference between the two voltages, the input output comparator 33 controls switching ON and switching OFF the selection switch SW21.

The linear regulator 21 serves as a backup power supply of the step-down switching regulator 1, which acts as a main power supply. The output voltage of the linear regulator 21 is set to be slightly lower than the output voltage of the switching regulator 1.

Below, descriptions are made assuming that the voltage Vdd1 of the battery cell 22 is 5 V, the output voltage of the switching regulator 1 is 2.5 V, the voltage Vdd2 of the battery cell 23 is 3 V, and the output voltage of the linear regulator 21 is 2.4 V.

When the switching regulator 1 is in operation, the output voltage Vout of the output terminal becomes 2.5 V. Since the voltage Vdd1 on the input terminal IN1 is 5V, it is greater than the output voltage Vout of the

- 36 -

output terminal. Hence, the input output comparator 6 controls the switch SW1 so as to connect the substrate gate with the source of the switching transistor M1. At this moment, as described above, the input output  
5 comparator 6 turns off the switch SW2, disconnects the gate of the switching transistor M1 from the drain of the switching transistor M1, and starts outputting the control signal PD from the switching control circuit 18.

Similarly, in the linear regulator 21, since  
10 the voltage Vdd2 on the input terminal IN2 is 3 V, it is greater than the output voltage Vout of the output terminal, so the input output comparator 33 controls the selection switch SW21 so as to connect the substrate gate to the source of the voltage control transistor M21.

15 In the voltage control transistor M21, even when the substrate gate is connected to the source with the selection switch SW21, since the voltage Vdd2 on the input terminal IN2 is greater than the output voltage Vout of the output terminal OUT, the parasitic diode D22  
20 of the voltage control transistor M21 is turned off, and the reverse direction flow of the current does not occur.

When the switching regulator 1 is not in operation, as the linear regulator 21 supplies electric power to the output terminal OUT, the voltage Vout on the  
25 output terminal OUT becomes 2.4 V. In this state,

- 37 -

although the switch SW1 is controlled so that the substrate gate of the switching transistor M1 is connected to the source of the switching transistor M1, a voltage of 5 V is applied on the input terminal IN1 of the switching regulator 1, so the switching transistor M1 does not cause reverse direction current flow.

In addition, when the DC power supply 22 of the switching regulator 1 is not present, because the linear regulator 21 supplies electric power to the output terminal OUT, the voltage on the output terminal OUT becomes 2.4 V. In this state, the voltage Vdd1 on the input terminal IN1 of the switching regulator 1 decreases to be close to the output voltage Vout. Due to this, the input output comparator 6 switches the selection switch SW1 so as to connect the substrate gate to the drain of the switching transistor M1, turns on the switch SW2 to connect the gate of the switching transistor M1 to the drain of the switching transistor M1, and simultaneously sets the output terminal in a high impedance state to stop outputting of the control signal PD. Due to this, the parasitic diode D1 turns out to be inserted between the output terminal OUT and the input terminal IN1 in the reversed direction, and this enables prevention of the reverse direction current flow.

Next, when the battery cell 23 of the linear

- 38 -

regulator 21 is not present, if the switching regulator 1 is in operation, the voltage on the output terminal OUT becomes 2.5 V. In this state, the voltage Vdd2 on the input terminal IN2 of the linear regulator 21 decreases to be close to the output voltage Vout on the output terminal OUT. Due to this, the input output comparator 33 switches the selection switch SW21 so as to connect the substrate gate with the drain of the voltage control transistor M21. Due to this, the parasitic diode D21 turns out to be inserted between the output terminal OUT and the input terminal IN2 in the reversed direction, and this enables prevention of the reverse direction current flow.

In the above, the descriptions are made with the power supply circuit 20 as shown in FIG. 2 as an example, which includes the switching regulator 1 and the linear regulator 21, but the present embodiment is also applicable to a power supply circuit including only a number of step-down switching regulators having the same output voltage, or a power supply circuit including only a number of linear regulators, and the power supply circuit is in a parallel running mode, namely, output terminals OUT of the switching regulators or linear regulators are connected to each other. Also in such a power supply circuit, each of the switching regulators or

- 39 -

linear regulators is able to prevent the reverse direction current flow.

As described above, when the voltage on the input terminal is less than or equal to the voltage on the output terminal, the selection transistor is switched so as to connect the substrate gate with the drain of the switching transistor or the voltage control transistor, which is a PMOS transistor. When the voltage on the input terminal is greater than the voltage on the output terminal, the selection transistor is switched so as to connect the substrate gate with the source of the switching transistor or the voltage control transistor. And as a result, it is possible to prevent the reverse direction current flow from the output terminal to the input terminal.

Here, as comparison conditions of the input output comparator, it is assumed that the voltage on the input terminal is less than or equal to the voltage on the output terminal. However, when the voltage on the output terminal appears on the input terminal through the parasitic diode D2, if the current is very small, the voltage on the input terminal is approximately equal to the voltage on the output terminal. Therefore, taking into consideration offset voltages or other uncertainties in the input output comparator, it can be designated to

- 40 -

connect the substrate gate with the drain when the voltage on the input terminal is lowered to a value slightly higher than the voltage on the output terminal.

In addition, as the condition for connecting the substrate gate back to the source, it is assumed that the voltage on the input terminal is higher than the voltage on the output terminal, but this condition may also be designated to connect the substrate gate back to the source when the voltage on the input terminal is higher than the voltage on the output terminal by a certain value. In this case, the certain voltage value may be approximately determined based on the AC adaptor actually connected to the input terminal, and based on the relation between the input voltage and the output voltage.

FIG. 3 is a circuit diagram exemplifying another switching regulator according to an embodiment of the present invention. FIG. 3 illustrates usage of the switching regulator in a secondary cell charging circuit. In addition, In FIG. 3, the same reference numbers are assigned to the same elements as those in FIG. 1, and overlapping descriptions are omitted.

As illustrated in FIG. 3, a charging circuit 40 uses an AC adaptor 51, which is connected to an input terminal ADi, to charge a secondary cell 52, which is

- 41 -

connected to an output terminal BTo.

The charging circuit 40 includes a step-down switching regulator 41, a charging current detection resistor 42 that converts a charging current  $i_o$  flowing  
5 to the output terminal BTo to a voltage, a current detection circuit 43 that generates a voltage  $V_1$  related to the charging current  $i_o$  from the voltages at the two ends of the resistor 42 and controls operations of the switching regulator 41, an adaptor detection circuit 44  
10 that detects whether the AC adaptor 51 is connected to the input terminal ADi and outputs a signal  $S_a$  indicating the detection result, and a charging control circuit 45 that turns ON or OFF the switching regulator 41 in response to the signal  $S_a$  from the adaptor detection  
15 circuit 44 and a control signal  $S_c$  from outside.

The switching regulator 41 includes a switching transistor M1, which is a PMOS transistor, for controlling outputting of the input voltage  $V_{dd}$  supplied to the input terminal ADi, a synchronization  
20 rectification transistor M2, which is an NMOS transistor, an inductor L and a condenser C for smoothing a voltage signal, and output voltage detection resistors R11, R12 which divide a voltage  $V_o$  output from the output terminal BTo to generate a divisional voltage  $V_{d3}$ .

25 In addition, the switching regulator 41

- 42 -

includes a reference voltage generation circuit 7 which generates a certain reference voltage  $V_{r3}$ ; an error amplifier 8 which compares the divisional voltage  $V_{d3}$  to the reference voltage  $V_{r3}$ , and generates a voltage in response to the comparison result; and a control voltage generation circuit 9 which generates a control voltage  $V_2$  in response to the output voltage from the error amplifier 8.

In addition, the switching regulator 41 includes an error amplifier 3 which compares the voltage  $V_1$  output from the current detection circuit 43 to the control voltage  $V_2$  from the control voltage generation circuit 9, and generates a voltage  $V_{er}$  in response to the comparison result; a triangular wave generation circuit 4 which generates a triangular wave  $TW$  having a specified frequency; and a PWM control circuit 5 which, based on the output voltage  $V_{er}$  from the error amplifier 3 and the triangular wave  $TW$ , performs the PWM control on the switching transistor  $M_1$  and the synchronization rectification transistor  $M_2$  so as to switch ON or switch OFF the switching transistor  $M_1$  and the synchronization rectification transistor  $M_2$ .

In addition, the switching regulator 41 includes a selection switch  $SW_1$  for controlling connection of a substrate gate of the switching

- 43 -

transistor M1 and a switch SW2 that connects the gate and the drain of the switching transistor M1 an input output comparator 6 which compares the input voltage on the input terminal ADi to the output voltage on the output terminal BTo and controls operations of the selection switch SW1 and the switch SW2 according to the comparison result.

Except for the inductor L and the condenser C, other elements of the charging circuit 40 can be integrated into one IC chip. Further, the error amplifiers 3, 8, the triangular wave generation circuit 4, and the PWM control circuit 5, the reference voltage generation circuit 7, and the resistors R11, R12 constitute a control circuit.

The switching transistor M1 and the synchronization rectification transistor M2 are connected in series between the input terminal ADi and ground, the inductor L is connected to the connecting portion of the switching transistor M1 and the synchronization rectification transistor M2, and the condenser C is connected between the other end of the inductor L and ground.

One end of the resistor 42 is connected to the connecting portion of the inductor L and the condenser C, which form the output end of the switching regulator 41.

- 44 -

The other end of the resistor 42 is connected to the output terminal BTo.

The resistors R11 and R12 are connected between the output terminal BTo and ground in series. The  
5 connecting portion of the resistors R11 and R12 is connected to the inverted input terminal of the error amplifier 8, and the reference voltage Vr3 is input to the non-inverted input terminal of the error amplifier 8.

The output voltage from the error amplifier 8  
10 is supplied to the control voltage generation circuit 9, and the control voltage V2 output from the control voltage generation circuit 9 is input to the inverted input terminal of the error amplifier 3.

Before the divisional voltage Vd3 equals the  
15 reference voltage Vr3, the output voltage from the error amplifier 8 is nearly equal to a power voltage of the error amplifier 8, and the control voltage V2 output from the control voltage generation circuit 9 is constant. Because PWM control is performed so that the constant  
20 voltage V2 nearly equals the voltage V1 output from the current detection circuit 43, in this period, a constant current is supplied to the secondary cell 52 to charge the secondary cell 52.

When the divisional voltage Vd3 exceeds the  
25 reference voltage Vr3, the output voltage from the error

- 45 -

amplifier 8 decreases, and in response to the decrease of the output voltage, the control voltage V2 output from the control voltage generation circuit 9 decreases gradually, and the PWM control circuit 5 performs PWM control on the switching transistor M1 and the synchronization rectification transistor M2 so as to supply a constant voltage to charge the secondary cell 52.

That is, the reference voltage Vr3 acts as a threshold voltage for switching from a constant current charging mode, in which a constant current is supplied to charge the secondary cell 52, to a constant voltage charging mode, in which a constant voltage is supplied to charge the secondary cell 52.

The voltage V1 from the current detection circuit 43 is input to the non-inverted input terminal of the error amplifier 3, and the output voltage Ver from the error amplifier 3 and the triangular wave TW are input to the PWM control circuit 5.

From the output voltage Ver and the triangular wave TW, the PWM control circuit 5 generates a control signal PD for switching the switching transistor M1 and outputs the control signal PD to the gate of the switching transistor M1, and generates a control signal ND for switching the synchronization rectification transistor M2, and outputs the control signal ND to the

- 46 -

gate of the synchronization rectification transistor M2.

The adaptor detection circuit 44 determines that the AC adaptor 51 is connected to the input terminal ADi when the voltage Vdd on the input terminal ADi is higher than a predetermined value or is in a predetermined range, and outputs the signal Sa to the charging control circuit 45, which indicates that the AC adaptor 51 is connected to the input terminal ADi.

Receiving the signal Sa indicating that the AC adaptor 51 is connected to the input terminal ADi, the charging control circuit 45 starts operations of the PWM circuit 15 and the drive circuit 16 (see FIG. 1) of the PWM control circuit 5 to start operations of the PWM control circuit 5. On the other hand, if the signal Sa indicates that the AC adaptor 51 is not connected to the input terminal ADi, the charging control circuit 45 stops operations of the PWM circuit 15 and the drive circuit 16 of the PWM control circuit 5 to stop operations of the PWM control circuit 5, and to turn off the switching transistor M1 and the synchronization rectification transistor M2. Further, the control signal Sc from an external control circuit (not illustrated) is input to the charging control circuit 45, and in response to the control signal Sc, the charging control circuit 45 controls the PWM control circuit 5 in the same way as

- 47 -

above.

In this way, the PWM control circuit 5 starts operations or stops operations in response to the control signal from the charging control circuit 45. In response to the output voltage  $V_{er}$  from the error amplifier 3 and the triangular wave  $TW$  from the triangular wave generation circuit 4, the PWM control circuit 5, which is in operation, alternately switches ON or OFF the switching transistor  $M1$  and the synchronization rectification transistor  $M2$ , lowers the voltage provided by the AC adaptor 51 connected to the input terminal  $ADi$ , and outputs the lowered voltage through the output terminal  $BTo$ .

A COM terminal of the selection switch  $SW1$  is connected to the substrate gate of the switching transistor  $M1$ , an S terminal of the selection switch  $SW1$  is connected to the source of the switching transistor  $M1$ , and a D terminal of the selection switch  $SW1$  is connected to the drain of the switching transistor  $M1$ .

The voltage on the input terminal  $ADi$  and the voltage on the output terminal  $BTo$  are input to the input output comparator 6, and in response to the difference between the two voltages, the input output comparator 6 controls switching ON and switching OFF of the selection switch  $SW1$  and the switch  $SW2$ , and controls outputting of

- 48 -

the control signal PD in the drive circuit 16 of the PWM circuit 15.

In the above configuration, when the AC adaptor 51 is connected to the input terminal ADi, since the voltage on the input terminal ADi is higher than the voltage on the output terminal BTo by a certain value, the input output comparator 6 connects the COM terminal of the selection switch SW1 to the S terminal of the selection switch SW1, and connects the substrate gate of the switching transistor M1 to the source of the switching transistor M1. At the same time, the input output comparator 6 turns off the switch SW2, disconnects the gate of the switching transistor M1 from the drain of the switching transistor M1, and starts outputting the control signal PD to the drive circuit 16 of the PWM control circuit 5. In addition, the adaptor detection circuit 44 detects that the AC adaptor 51 is connected to the input terminal ADi, and outputs the control signal Sa indicating that the AC adaptor 51 is connected to the input terminal ADi, and the charging control circuit 45 controls the PWM control circuit 5 to charge the secondary cell 52.

When the AC adaptor 51 is not connected to the input terminal ADi, the voltage on the input terminal ADi lowers. Upon detecting a lowered voltage on the input

- 49 -

terminal ADi, the adaptor detection circuit 44 detects that the AC adaptor 51 is disconnected from the input terminal ADi, and outputs the control signal Sa to the charging control circuit 45 indicating that the AC  
5 adaptor 51 is not connected to the input terminal ADi. The charging control circuit 45 stops operations of the PWM control circuit 5 to stop charging the secondary cell 52.

In this state, the substrate gate of the  
10 switching transistor M1 is connected to the source of the switching transistor M1 through the selection switch SW1, and as a result, a current path is formed through the secondary cell 52, the output terminal BTo, the resistor 42, the inductor L, the parasitic diode D2, the COM  
15 terminal of the selection switch SW1, the S terminal of the selection switch SW1, and the input terminal ADi. On the input terminal ADi, a voltage close to the voltage of the secondary cell 52 is generated.

When the voltage on the input terminal ADi is  
20 less than or equal to the voltage on the output terminal BTo, the input output comparator 6 connects the COM terminal to the D terminal. When the voltage on the input terminal ADi is lowered to the voltage on the output terminal BTo, the input output comparator 6 controls the  
25 selection switch SW1 to connect the substrate gate with

- 50 -

the drain of the switching transistor M1. At the same time, the input output comparator 6 turns on the switch SW2 to connect the gate of the switching transistor M1 with the drain of the switching transistor M1, and stops outputting the control signal PD to the drive circuit 16 of the PWM control circuit 5 to make the output terminal be in a high impedance state.

Due to this, the parasitic diode D1 turns out to be inserted between the output terminal BTo and the input terminal ADi in the reversed direction, and this shields a current from the output terminal BTo, and hence, the voltage on the input terminal ADi further decreases.

In this way, in response to the difference between the voltage on the input terminal ADi and the voltage on the output terminal BTo, the input output comparator 6 switches the substrate gate of the switching transistor M1 to connect to the source or the drain of the switching transistor M1, so that even when a voltage source is connected to the output terminal BTo, it is possible to prevent the reverse direction flow of a current to the input terminal ADi. Because a dedicated (always turned on) diode is not used for preventing the reverse direction flow, as in the related art, a voltage drop across the diode does not occur, it is possible to realize a charging circuit having low power efficiency

- 51 -

degradation.

While the present invention is above described with reference to specific embodiments chosen for purpose of illustration, it should be apparent that the invention is not limited to these embodiments, but numerous modifications could be made thereto by those skilled in the art without departing from the basic concept and scope of the invention.

For example, the selection switch SW1 and the switch SW2 may also be implemented by using electronic circuits, for example, by a field effect transistor, such as a MOS transistor. Instead of the synchronization rectification transistor M2, a flywheel diode can be used.

In the above, it is described that the input output comparator 6 is a part of the switching regulator, but the input output comparator 6 may also be provided outside the switching regulator. In this case, the selection switch SW1 switches the connection of the substrate gate of the switching transistor M1 in response to a control signal from the outside.

According to the present invention, the selection switch SW1 is provided to control connection of the substrate gate of the switching transistor M1, which is a PMOS transistor, and in response to the difference between the voltage on the input terminal and the voltage

- 52 -

on the output terminal, the input output comparator 6 controls the selection switch SW1. Therefore, it is possible to provide a switching regulator capable of preventing reverse direction flow of an electric current without using a dedicated diode even when a PMOS transistor is used as a switching element of a step-down switching regulator.

This patent application is based on Japanese Priority Patent Application No. 2004-211493 filed on July 20, 2004.

- 53 -

## CLAIMS

1. A switching regulator that is a step-down switching regulator for converting a voltage applied on an input terminal to a predetermined voltage and outputting the predetermined voltage from an output terminal, said switching regulator comprising:

a switching transistor formed from a PMOS transistor configured to switch ON or switch OFF output of the input voltage according to a control signal input to a control electrode;

a smoothing circuit configured to smooth the output voltage from the switching transistor and output the smoothed voltage to the output terminal;

a selection circuit configured to control connection of a substrate gate of the switching transistor according to the input control signal; and

a switching transistor control circuit configured to control a switching operation of the switching transistor so that the voltage output from the output terminal becomes the predetermined voltage;

wherein

the selection circuit connects the substrate gate to a drain of the switching transistor when the voltage on the input terminal is less than or equal to

- 54 -

the voltage on the output terminal, and connects the substrate gate to a source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

5

2. The switching regulator as claimed in claim 1, further comprising:

a selection control circuit that compares the voltage on the input terminal to the voltage on the output terminal, and controls the selection operation of the selection circuit according to a comparison result;

wherein

the selection control circuit controls the selection circuit to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and controls the selection circuit to connect the substrate gate to the source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

20

3. The switching regulator as claimed in claim 1, wherein

25

the selection operation of the selection

- 55 -

circuit is controlled by an external selection control circuit according to the voltage on the input terminal and the voltage on the output terminal so that the selection circuit is controlled to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and connect the substrate gate to the source of the switching transistor when the voltage on the input terminal is higher than the voltage on the output terminal.

4. The switching regulator as claimed in claim 2, further comprising:

a switching circuit that connects a gate of the switching transistor to the drain of the switching transistor;

wherein

when the voltage on the input terminal is less than or equal to the voltage on the output terminal, based on a control signal from the selection control circuit, the switching circuit connects the gate of the switching transistor to the drain of the switching transistor while the switching transistor control circuit stops output of the control signal to the gate of the switching transistor; and

- 56 -

when the voltage on the input terminal is greater than the voltage on the output terminal, based on the control signal from the selection control circuit, the switching circuit disconnects the gate of the switching transistor from the drain of the switching transistor while the switching transistor control circuit outputs the control signal to the gate of the switching transistor.

10           5. The switching regulator as claimed in claim 4, wherein the switching circuit includes a field effect transistor (FET).

15           6. The switching regulator as claimed in claim 1, wherein the selection circuit includes a field effect transistor (FET).

20           7. The switching regulator as claimed in claim 4, wherein the smoothing circuit includes a synchronization rectification transistor that is connected to the switching transistor in series and is controlled by the switching transistor control circuit to be switched on or switched off,

              wherein  
25           the switching transistor, the synchronization

- 57 -

rectification transistor, the selection circuit, the selection control circuit, the switching transistor control circuit, and the switching circuit are integrated into one IC chip.

5

8. The switching regulator as claimed in claim 4, wherein the smoothing circuit includes a synchronization rectification transistor that is connected to the switching transistor in series and is controlled by the switching transistor control circuit to be switched on or switched off,

wherein

the switching transistor, the synchronization rectification transistor, the selection circuit, the switching transistor control circuit, and the switching circuit are integrated into one IC chip.

9. A power supply circuit, comprising:  
one or more step-down switching regulators configured to convert a voltage applied on an input terminal to a predetermined voltage and output the predetermined voltage from an output terminal; and

one or more linear regulators;

wherein

the switching regulator includes

- 58 -

a switching transistor formed from a PMOS transistor configured to switch ON or switch OFF output of the input voltage according to a control signal input to a control electrode;

5 a smoothing circuit configured to smooth the output voltage from the switching transistor and output the smoothed voltage to the output terminal;

a first selection circuit configured to control connection of a substrate gate of the switching transistor according to the input control signal, the  
10 first selection circuit connecting the substrate gate to a drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and connecting the substrate gate  
15 to a source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal; and

a switching transistor control circuit configured to control a switching operation of the  
20 switching transistor so that the voltage output from the output terminal becomes the predetermined voltage.

10. The power supply circuit as claimed in claim 9, wherein the linear regulator comprises:

25 a voltage control transistor that includes a

- 59 -

PMOS transistor configured to control a current from the input terminal to the output terminal to control the voltage on the output terminal;

a second selection circuit configured to control connection of the substrate gate of the voltage control transistor;

a second switching transistor control circuit configured to control a switching operation of the switching transistor so that the voltage output from the output terminal becomes the predetermined voltage;

a second selection control circuit that controls the selection operation of the selection circuit according to the voltage on the input terminal and the voltage on the output terminal, the second selection circuit connecting the substrate gate to a drain of the voltage control transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and connecting the substrate gate to a source of the voltage control transistor when the voltage on the input terminal is greater than the voltage on the output terminal; and

a voltage control transistor control circuit configured to control the voltage control transistor so that the voltage output from the output terminal becomes the predetermined voltage.

- 60 -

11. The power supply circuit as claimed in claim 9, wherein the switching regulator further comprises:

5                   a first selection control circuit that compares the voltage on the input terminal to the voltage on the output terminal, and controls the selection operation of the first selection circuit according to a comparison result;

10                   wherein

                  the first selection control circuit controls the first selection circuit to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the  
15   voltage on the output terminal, and controls the first selection circuit to connect the substrate gate to the source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

20

12. The power supply circuit as claimed in claim 9, wherein

                  the selection operation of the first selection circuit is controlled by an external selection control  
25   circuit according to the voltage on the input terminal

- 61 -

and the voltage on the output terminal so that the first selection circuit is controlled to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and connect the substrate gate to the source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

10                   13. The power supply circuit as claimed in claim 11, wherein the switching regulator further comprises:

                  a switching circuit that connects a gate of the switching transistor with the drain of the switching transistor;

15

                  wherein

                  when the voltage on the input terminal is less than or equal to the voltage on the output terminal, based on a control signal from the first selection control circuit, the switching circuit connects the gate of the switching transistor to the drain of the switching transistor while the switching transistor control circuit stops output of the control signal to the gate of the switching transistor; and

20

25                   when the voltage on the input terminal is

- 62 -

greater than the voltage on the output terminal, based on the control signal from the first selection control circuit, the switching circuit disconnects the gate of the switching transistor from the drain of the switching transistor while the switching transistor control circuit  
5 outputs the control signal to the gate of the switching transistor.

14. The power supply circuit as claimed in  
10 claim 13, wherein the smoothing circuit includes a synchronization rectification transistor that is connected to the switching transistor in series and controlled by the switching transistor control circuit to be switched on or switched off,

15 wherein  
the switching transistor, the synchronization rectification transistor, the first selection circuit, the first selection control circuit, the switching transistor control circuit, the switching circuit, and  
20 the linear regulator are integrated into one IC chip.

15. The power supply circuit as claimed in claim 13, wherein the smoothing circuit includes a synchronization rectification transistor connected to the  
25 switching transistor in series and controlled by the

- 63 -

switching transistor control circuit to be switched on or  
switched off,

wherein

the switching transistor, the synchronization  
5 rectification transistor, the first selection circuit,  
the switching transistor control circuit, the switching  
circuit, and the linear regulator are integrated into one  
IC chip.

10 16. A power supply circuit, comprising:

a plurality of step-down switching regulators  
each configured to convert a voltage applied on an input  
terminal to a predetermined voltage and output the  
predetermined voltage from an output terminal,

15 wherein

each of the switching regulators includes  
a switching transistor formed from a PMOS  
transistor configured to switch ON or switch OFF output  
of the input voltage according to a control signal input

20 to a control electrode;

a smoothing circuit configured to smooth  
the output voltage from the switching transistor and  
output the smoothed voltage to the output terminal;

a selection circuit configured to control  
25 connection of a substrate gate of the switching

- 64 -

transistor according to the input control signal, the selection circuit connecting the substrate gate to a drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and connecting the substrate gate to a source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal; and

a switching transistor control circuit configured to control a switching operation of the switching transistor so that the voltage output from the output terminal becomes the predetermined voltage.

17. The power supply circuit as claimed in claim 16, wherein the switching regulator further comprises:

a selection control circuit that compares the voltage on the input terminal to the voltage on the output terminal, and controls the selection operation of the selection circuit according to a comparison result;

wherein

the selection control circuit controls the selection circuit to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on

- 65 -

the output terminal, and controls the selection circuit to connect the substrate gate to the source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output  
5 terminal.

18. The power supply circuit as claimed in claim 16, wherein the selection operation of the selection circuit is controlled by an external selection  
10 control circuit according to the voltage on the input terminal and the voltage on the output terminal so that the selection circuit is controlled to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or  
15 equal to the voltage on the output terminal, and connect the substrate gate to the source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

20 19. The power supply circuit as claimed in claim 17, wherein the switching regulator further comprises:

a switching circuit that connects a gate of the switching transistor with the drain of the switching  
25 transistor;

- 66 -

wherein

when the voltage on the input terminal is less than or equal to the voltage on the output terminal, based on a control signal from the selection control circuit, the switching circuit connects the gate of the switching transistor to the drain of the switching transistor while the switching transistor control circuit stops output of the control signal to the gate of the switching transistor; and

when the voltage on the input terminal is greater than the voltage on the output terminal, based on the control signal from the selection control circuit, the switching circuit disconnects the gate of the switching transistor from the drain of the switching transistor while the switching transistor control circuit outputs the control signal to the gate of the switching transistor.

20. The power supply circuit as claimed in claim 19, wherein the smoothing circuit includes a synchronization rectification transistor that is connected to the switching transistor in series and is controlled by the switching transistor control circuit to be switched on or switched off,

wherein

- 67 -

the switching transistor, the synchronization  
rectification transistor, the selection circuit, the  
selection control circuit, the switching transistor  
control circuit, and the switching circuit are integrated  
5 into one IC chip.

21. The power supply circuit as claimed in  
claim 19, wherein the smoothing circuit includes a  
synchronization rectification transistor that is  
10 connected to the switching transistor in series and is  
controlled by the switching transistor control circuit to  
be switched on or switched off,

wherein

the switching transistor, the synchronization  
15 rectification transistor, the selection circuit, the  
switching transistor control circuit, and the switching  
circuit are integrated into one IC chip.

22. A secondary cell charging circuit,  
20 including a step-down switching regulator configured to  
convert a voltage applied on an input terminal to a  
predetermined voltage and output the predetermined  
voltage from an output terminal, a secondary cell being  
connected to the output terminal,

25 wherein

- 68 -

the switching regulator comprises:

a switching transistor formed from a PMOS transistor configured to switch ON or switch OFF output of the input voltage according to a control signal input  
5 to a control electrode;

a smoothing circuit configured to smooth the output voltage from the switching transistor and output the smoothed voltage to the output terminal;

a selection circuit configured to control  
10 connection of a substrate gate of the switching transistor according to the input control signal, the selection circuit connecting the substrate gate to a drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on  
15 the output terminal, and connecting the substrate gate to a source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal; and

a switching transistor control circuit  
20 configured to control a switching operation of the switching transistor so that the voltage output from the output terminal becomes the predetermined voltage.

23. The secondary cell charging circuit as  
25 claimed in claim 22, wherein the switching regulator

- 69 -

further comprises:

a selection control circuit that compares the voltage on the input terminal to the voltage on the output terminal, and controls the selection operation of the selection circuit according to a comparison result;

wherein

the selection control circuit controls the selection circuit to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and controls the selection circuit to connect the substrate gate to the source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

24. The secondary cell charging circuit as claimed in claim 22, wherein the selection operation of the selection circuit is controlled by an external selection control circuit according to the voltage on the input terminal and the voltage on the output terminal so that the selection circuit is controlled to connect the substrate gate to the drain of the switching transistor when the voltage on the input terminal is less than or equal to the voltage on the output terminal, and connect

- 70 -

the substrate gate to the source of the switching transistor when the voltage on the input terminal is greater than the voltage on the output terminal.

5                   25. The secondary cell charging circuit as claimed in claim 23, wherein the switching regulator further comprises:

                  a switching circuit that connects a gate of the switching transistor with the drain of the switching  
10 transistor;

                  wherein

                  when the voltage on the input terminal is less than or equal to the voltage on the output terminal, based on a control signal from the selection control  
15 circuit, the switching circuit connects the gate of the switching transistor to the drain of the switching transistor while the switching transistor control circuit stops output of the control signal to the gate of the switching transistor; and

20                   when the voltage on the input terminal is greater than the voltage on the output terminal, based on the control signal from the selection control circuit, the switching circuit disconnects the gate of the switching transistor from the drain of the switching  
25 transistor while the switching transistor control circuit

- 71 -

outputs the control signal to the gate of the switching transistor.


26. The secondary cell charging circuit as  
5 claimed in claim 25, wherein the smoothing circuit includes a synchronization rectification transistor that is connected to the switching transistor in series and is controlled by the switching transistor control circuit to be switched on or switched off,  
10 wherein  
the switching transistor, the synchronization rectification transistor, the selection circuit, the selection control circuit, the switching transistor control circuit, and the switching circuit are integrated  
15 into one IC chip.

27. The secondary cell charging circuit as  
claimed in claim 25, wherein the smoothing circuit includes a synchronization rectification transistor that  
20 is connected to the switching transistor in series and is controlled by the switching transistor control circuit to be switched on or switched off,  
wherein  
the switching transistor, the synchronization  
25 rectification transistor, the selection circuit, the

- 72 -

switching transistor control circuit, and the switching circuit are integrated into one IC chip.

FIG.1



2/4

FIG.2




FIG.3




FIG.4





FIG.5



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2005/013528

## A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl.<sup>7</sup> H02M3/155, H01M10/44

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl.<sup>7</sup> H02M3/155, H01M10/44

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Published examined utility model applications of Japan 1922-1996  
 Published unexamined utility model applications of Japan 1971-2005  
 Registered utility model specifications of Japan 1996-2005  
 Published registered utility model applications of Japan 1994-2005

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category* | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No.                       |
|-----------|------------------------------------------------------------------------------------|---------------------------------------------|
| Y         | JP 2002-325438 A (FUJITSU LIMITED) 08.11.2002, all pages                           | 1-27                                        |
| Y         | JP 2004-173460 A (FUJITSU LIMITED) 17.06.2004, all pages                           | 1-27                                        |
| Y         | JP 2004-21782 A (RICOH COMPANY, LTD.) 22.01.2004, all pages                        | 1-27                                        |
| Y         | JP 10-111371 A (SEIKO EPSON CORPORATION) 28.04.1998, all pages                     | 3, 7, 8, 12, 14, 15, 18, 20, 21, 24, 26, 27 |
| Y         | JP 2003-216247 A (RICOH COMPANY, LTD.) 31.07.2003, all pages                       | 9-15                                        |

☒ Further documents are listed in the continuation of Box C.☒ See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

30.08.2005

Date of mailing of the international search report

13.09.2005

Name and mailing address of the ISA/JP

**Japan Patent Office**

3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan

Authorized officer

Naoki kajimoto

Telephone No. +81-3-3581-1101 Ext. 3358

3V 3630

## INTERNATIONALSEARCHREPORT

International application No.

PCT/JP2005/013528

| C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT |                                                                                    |                       |
|-------------------------------------------------------|------------------------------------------------------------------------------------|-----------------------|
| Category*                                             | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
| Y                                                     | JP 6-70544 A (FUJITSU LIMITED) 11.03.1994,<br>all pages                            | 16-21                 |
| Y                                                     | JP 7-277107 A (HANSHIN ELECTRIC CO., LTD.)<br>24.10.1995, all pages                | 22-27                 |

**INTERNATIONAL SEARCH REPORT**  
Information on patent family members

International application No.  
PCT/JP2005/013528

|                  |            |                    |            |
|------------------|------------|--------------------|------------|
| JP 2002-325438 A | 08.11.2002 | None               |            |
| JP 2004-173460 A | 17.06.2004 | US 2004/0100240 A1 | 27.05.2004 |
| JP 2004-21782 A  | 22.01.2004 | None               |            |
| JP 10-111371 A   | 28.04.1998 | None               |            |
| JP 2003-216247 A | 31.07.2003 | None               |            |
| JP 6-70544 A     | 11.03.1994 | None               |            |
| JP 7-277107 A    | 24.10.1995 | None               |            |