



- (51) **International Patent Classification:**
H03D 3/02 (2006.01) *H03D 7/00* (2006.01)
- (21) **International Application Number:**
PCT/US2011/066114
- (22) **International Filing Date:**
20 December 2011 (20.12.2011)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
61/425,104 20 December 2010 (20.12.2010) US
13/329,533 19 December 2011 (19.12.2011) US
- (71) **Applicants (for all designated States except US):** **TEXAS INSTRUMENTS INCORPORATED** [US/US]; P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US). **TEXAS INSTRUMENTS JAPAN LIMITED** [JP/JP]; 24-1, Nishi-shinjuku 6-chome, Shinjuku-ku Tokyo, 160-8366 (JP).
- (72) **Inventor; and**
- (75) **Inventor/Applicant (for US only):** **ZUCKERMAN, Lawrence, H.** [US/US]; 6240 Altamar Circle, Livermore, CA 94551 (US).
- (74) **Agent:** **FRANZ, Warren, L.**; Texas Instruments Incorporated, Deputy General Patent Counsel, P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).

(81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished upon receipt of that report (Rule 48.2(g))

(54) **Title:** METHOD AND SYSTEM FOR REDUCING SIGNAL PHASE CONTAMINATION




FIG. 13

(57) **Abstract:** A method (1300) includes demodulating phase contamination in an input signal to generate a baseband signal (1306). The method also includes modulating the input signal based on the baseband signal to generate an output signal which has less phase contamination than the input signal (1308). The phase contamination may be demodulated using a phase demodulator or a frequency modulation (FM) detector. A portion of the input signal may be down-converted to a lower frequency, and the phase contamination in the down-converted portion of the input signal may be demodulated. Additional phase contamination in the output signal may be demodulated and used to regulate a level of the baseband signal used during modulation of the input signal (1312). The output signal may have less phase noise or period jitter than the input signal.

METHOD AND SYSTEM FOR REDUCING SIGNAL PHASE CONTAMINATION

[0001] This relates generally to timing generators and other signal sources; and, more specifically, to signal cancellation to reduce phase noise, period jitter, and other contamination in local oscillator, frequency timing, or other timing generators or signal sources.

BACKGROUND

[0002] Phase noise, period jitter, other noise, and spurious deterministic contamination of local oscillators and other timing generators, such as phase locked loop (PLL) frequency synthesizers, are often key specifications. Among other things, the amount of phase noise or period jitter affects spectral usage efficiency and the ability to encode and decode high-speed data with minimal errors. Massive efforts have been made over the years to reduce phase noise, period jitter, other noise, and spurious deterministic contamination in local oscillators and other timing generators.

BRIEF DESCRIPTION OF DRAWINGS

[0003] Example embodiments are described with reference to accompanying drawings, wherein:

[0004] FIGS. 1 - 4 illustrate example systems for performing signal cancellation to reduce phase contamination of a signal using phase detection;

[0005] FIGS. 5 - 11 illustrate example systems for performing signal cancellation to reduce phase contamination of a signal using frequency detection;

[0006] FIG. 12 illustrates an example system for performing signal cancellation to reduce phase contamination of a signal using feedback; and

[0007] FIG. 13 illustrates an example method for performing signal cancellation to reduce phase contamination of a signal.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

[0008] In general, this disclosure provides techniques for reduction or cancellation of phase noise, period jitter, and/or other contamination by processing a source signal after the source signal has been generated. The techniques generally involve demodulating a source signal's phase noise

and other contamination to baseband, inverting the baseband signal, and using the inverted baseband signal to modulate the source signal. This technique, when applied to and/or further integrated with phase locked loop (PLL) synthesizers or other products, can substantially reduce phase noise, period jitter, and other contamination, even for those sources that provide narrow channel spacing. Note that phase noise and angle-modulated contamination appear as phase/frequency modulation of the source signal.

[0009] Depending on the implementation, these techniques can provide significant benefits in a range of fields, such as any field in which timing generator (clock) products are used. The timing generator products could include clock generation, conditioning, and distribution products. As particular examples, these techniques could be used with radio frequency (RF) and low frequency equipment's local oscillator sources and digital communication frequency timing generators. It could also be used with a wide variety of other systems and components requiring low to extremely low phase noise and other contamination levels, such as analog-to-digital and digital-to-analog converters.

[0010] In the following examples, these techniques are described in the context of use for reducing phase noise or period jitter in a signal by demodulation of phase noise in the signal to baseband. However, the same techniques may also be used to reduce various other types of contamination that angle-modulate a monochromatic source. Among other things, this can substantially reduce both phase noise and spurious components (such as, but not limited to, PLL reference sidebands and special varieties of unwanted components introduced by fractional N, sigma-delta, and direct digital synthesizers) in a wide range of monochromatic sources.

[0011] FIGS. 1 - 4 illustrate example systems for performing signal cancellation to reduce phase contamination of a signal using phase detection.

[0012] FIG. 1 shows a system 100 including a signal source 102 which provides a source signal for further processing. The signal source 102 includes any suitable structure that provides a signal needing reduction of phase modulation contamination, such as a local oscillator or other clock source. As specific examples, the signal source 102 could represent a PLL synthesizer, a frequency locked loop (FLL) synthesizer, or an uncontrolled and continuous-tuned oscillator. Any signal source 102 that provides an unmodulated source signal or a source signal having no intentional angle modulation could be used. In other cases, the source 102 could have intentional modulation but with the desire to remove it. The source signal from the signal source 102 could also have any suitable

frequency or frequency range, such as any frequency or frequency range between 100MHz and 3GHz (like 1.5GHz to 1.6GHz). In particular embodiments, the signal source 102 represents a 1,500MHz PLL synthesizer with an internal “divide by six” that outputs a 250MHz source signal.

[0013] A splitter 104 splits the source signal from the signal source 102 into two equal replicas for delivery to different processing paths. The signal components output by the splitter 104 can be substantially or completely in phase with one another. The splitter 104 includes any suitable structure for splitting an input signal, such as an RF power splitter.

[0014] One output component of the splitter 104 is provided to a phase demodulator/amplifier/inverter 106, and another output component of the splitter 104 is provided to a phase modulator 108. The demodulator/amplifier/inverter 106 generally operates to demodulate phase noise and other contaminating sidebands from the source signal to baseband as if they were desired signals. The demodulator/amplifier/inverter 106 can then amplify and invert the baseband signal and provide the amplified inverted signal to the phase modulator 108. The demodulator/amplifier/inverter 106 includes any suitable structure for demodulating, amplifying, and inverting a signal that has previously angle modulated a carrier, such as a phase demodulator. Note that while a single functional block is shown here, the demodulator/amplifier/inverter 106 could be implemented using any number of separate functional units. Also note that inversion of the baseband signal indicates that the phase difference between the baseband signal and the modulation contained within the signal source passing through the modulator 108 at the same time is substantially or completely 180° out of phase.

[0015] Referring to the phase modulator 108, its carrier input receives the source signal from the splitter 104, and its modulation input receives the demodulated and inverted baseband signal from the demodulator/amplifier/inverter 106. The phase modulator 108 then phase modulates the source signal using the demodulated and inverted baseband signal from the demodulator/amplifier/inverter 106 to remove the source signal’s phase modulation contamination. The output of the phase modulator 108 is therefore the source signal with reduced phase noise, period jitter, and other contamination. The phase modulator 108 includes any suitable structure for phase modulating a signal.

[0016] Using this approach can substantially reduce phase noise, period jitter, and other contamination in the signal output by the phase modulator 108 compared to the original source signal from the signal source 102. This type of approach can find use in a wide variety of fields, and

reduced phase noise or period jitter allows this approach to be used in applications where prior approaches could not. Consider, for example, multi-carrier Global System for Mobile communications (GSM) systems. GSM service providers (as is likely true for most if not all other wireless service providers) can support a modified band plan to accommodate an increased number of subscribers per cell if the phase noise or period jitter of transmitter and receiver local oscillator sources is reduced. Ordinarily, a transmitter produces phase noise energy in adjacent channels that raises the overall noise floor, and a receiver suffers from a mechanism called “reciprocal mixing” that produces the same adjacent channel effect, which effectively increases the system noise FIG.. The techniques described in this document can reduce the phase contamination in transmitters and receivers, enabling an increased number of subscribers per cell. In particular embodiments, this approach could allow a GSM carrier operating at 900MHz to achieve -146dBc/Hz at 800kHz away from the carrier frequency. As the techniques described in this document reduce the levels of any angle-modulated components, many types of monochromatic signal source generators that produce deterministic spurious components, such as direct digital synthesis (“DDS”), ordinary phase locked loop, multiple modulus pre-scaling, fractional N, and Sigma-Delta synthesizers, can benefit from its application.

[0017] FIG. 2 illustrates an example phase noise demodulator/ amplifier/inverter 106 from the system 100 of FIG. 1. In this example that specifically demonstrates the soundness of the amplification, baseband inverter, and phase modulation process, the demodulator/amplifier/inverter 106 includes a loop filter 202, a voltage-controlled crystal oscillator (VCXO) 204, a phase detector 206, and a baseband amplifier 208.

[0018] The loop filter 202 filters the output of the phase detector 206 and generates an output that controls the crystal oscillator 204 to have the same average frequency as that of the signal from the splitter 104 and a phase difference that averages 90° . The phase detector 206 provides what is essentially the arithmetic product of its input signals to its output voltage, which averages 0V. The combined phase modulation on the signals from the splitter 104 and the crystal oscillator 204 appears at the phase detector’s output as an AC baseband signal. Inasmuch as the crystal oscillator 204 has very low phase noise and other phase modulation compared with the signal from the splitter 104, the AC signal at the output of the phase detector 206 is the demodulated waveform of all energy that is angle-modulating the signal from the splitter 104. The crystal oscillator 204 could also include additional functionality, such as a frequency doubler, to equalize the frequency with the signal from

the splitter 104. The phase detector 206 compares the phases of the signals from the crystal oscillator 204 and the signal source 102. The baseband amplifier 208 amplifies the output of the phase detector 206 and provides the amplified and inverted signal to the phase modulator 108.

[0019] The loop filter 202 includes any suitable structure for filtering a signal, such as a low-pass filter and/or a servo integrator. The crystal oscillator 204 includes any suitable oscillator for generating a monochromatic signal having far less phase noise and spurious contamination than the signal from splitter 104. The phase detector 206 includes any suitable structure for comparing the phases of multiple input signals. The baseband amplifier 208 includes any suitable structure for amplifying a baseband signal.

[0020] The loop filter 202, crystal oscillator 204, and phase detector 206 operate to identify the phase contamination in the source signal from the source 102. That contamination is output by the phase detector 206 as a baseband signal, effectively demodulating the phase noise and other contamination. The baseband signal is then amplified by the amplifier 208 and provided to the phase modulator 108, which modulates the source signal from the source 102 using the amplified and inverted baseband signal. The output of the phase modulator 108 is the source signal with reduced phase contamination.

[0021] FIGS. 3A and 3B illustrate another example system 300 for performing signal cancellation to reduce phase contamination of a signal. As shown in FIG. 3A, the system 300 includes a signal source 302, such as a PLL synthesizer. A source signal from the source 302 is provided to an amplifier 304, which amplifies the source signal. The amplifier 304 represents any suitable structure for amplifying a signal, such as an RF amplifier. The amplified source signal is provided to a mixer/phase detector 306, which mixes the amplified source signal with a feedback signal and/or compares the phases of the amplified source signal and the feedback signal. The mixer/phase detector 306 includes any suitable structure for mixing or comparing signals.

[0022] An output of the mixer/phase detector 306 is provided to a low-pass amplifier 308. The low-pass amplifier 308 includes any suitable structure for amplifying a low-frequency portion of a signal, such as a 1kHz low-pass amplifier that outputs a DC-300Hz signal. The amplified signal is provided to a loop filter driver 310. The loop filter driver 310 includes any suitable structure for driving a crystal oscillator 312, such as a filter having a bandwidth of 50Hz. An output of the loop filter driver 310 is provided to the crystal oscillator 312, which represents any suitable oscillator, such as a 125MHz voltage controlled crystal oscillator. The crystal oscillator 312 operates using the

output of the loop filter driver 310 and can also operate using a frequency offset control signal and/or a temperature compensation control signal.

[0023] The monochromatic signal from the crystal oscillator 312 is provided to a frequency multiplier 314, which can multiply the frequency of the monochromatic signal by an integral amount. The frequency multiplier 314 includes any suitable structure for increasing a signal's frequency, and in this example the frequency multiplier 314 can multiply the frequency of the monochromatic signal by a value from one to six. The frequency multiplier 314 receives a device interface board (DIB) control signal and an input voltage from a voltage regulator 316. In this particular example, the frequency multiplier 314 outputs a frequency-multiplied noise-free feedback signal between 125MHz and 750MHz, such as 250MHz. The frequency-multiplied feedback signal is amplified by an amplifier 318, such as an RF amplifier, before being provided to the mixer/phase detector 306 as the feedback signal.

[0024] As shown in FIG. 3B, the output of the mixer/phase detector 306 is provided to an amplifier 320, such as a 100Hz-20MHz amplifier with a gain of 8.5. The amplifier 320 includes any suitable amplification structure, such as a junction gate field effect transistor (JFET) amplifier or preamplifier. An amplified output of the amplifier 320 is provided via one or more switches in a switch bank 334 to a high-pass filter 322, such as a 1kHz high-pass filter. An output of the filter 322 is provided to a low-pass filter 324, such as a 25MHz filter.

[0025] An output of the filter 324 is provided to a first amplifier 326 and then to a second amplifier 328. The amplifiers 326-328 could have gains of 20 and 10.3, respectively, and the second amplifier 328 can operate using a gain adjust control signal. An output of the amplifier 328 is provided to a high-pass filter 330 (such as a 12kHz filter) and then to a high-pass or peaking filter 332.

[0026] An output of the filter 332 is provided via one or more switches in the switch bank 334 to a low-pass filter 336, such as a 25MHz filter. An output of the filter 336 can be provided to a Fast Fourier spectrum analyzer or to a phase modulator (such as the phase modulator 108). Here, the output of the filter 336 can also be provided to a root mean square (RMS) detector 338 to help quantify the phase noise and contaminant level, which provides an output to a time constant-providing circuit 340 whose output is amplified by an amplifier 342. A board identification unit 344 provides a circuit board identifier as output.

[0027] In FIGS. 3A and 3B, phase noise sidebands are again demodulated to baseband, and

the baseband signal is amplified and output to a phase modulator 108. The phase modulator 108 can then use the amplified baseband signal to reduce phase noise, period jitter, or other contamination in the signal from the source 302.

[0028] In this embodiment, the system 300 is implemented using a phase noise/jitter measuring instrument such as described in U.S. Patent No. 7,809,517. In this embodiment, various components 314-316 are implemented on a daughter board 346 that can be inserted into or otherwise coupled to the measuring instrument. Of course, various components in FIGS. 3A and 3B may be omitted (such as components 338-344) if different measuring instruments or other devices are used to implement this technique.

[0029] In particular embodiments, the same type of RF amplifier can be used for the amplifiers 304 and 318, such as those that provide 6dB more baseband signal and a 6dB lower noise floor. Also, the amplifier 320 can be implemented using a JFET pre-amplifier to provide a lower noise FIG. and a flatter baseband response. Further, a test program-selectable frequency multiplication factor can be used in the daughter board 346 as the control signal for the frequency multiplier 314. In addition, one or more additional baseband filters can be used for customer flexibility. When used for cancellation of phase noise and other contamination, the various baseband filters 322, 324, 330 determine the offset frequency band over which the cancellation occurs.

[0030] FIG. 4 illustrates an example (“reactance”) phase modulator 108, 308 from the system 100, 300. In this example, the phase modulator 108, 308 is formed using various capacitors, resistors, and inductors, as well as a variable voltage source. A source signal from the source 102, 302 is received at the middle left of the phase modulator, and the demodulated and inverted phase noise and other contamination are received at the lower left of the phase modulator. The source signal with reduced contamination is provided by the phase modulator at the middle right of the phase modulator. In particular embodiments, two capacitors 402-404 could be implemented using MMBV2101 varactor diodes.

[0031] The approach illustrated in FIGS. 1 - 4 for reducing phase contamination using phase detection can be used with various devices. This includes synthesizers that are designed for very narrow channel spacing rather than low phase noise, but low phase noise is achieved nevertheless. Phase noise, deterministic spectral components, and other contamination can be reduced regardless of whether the original source 102, 302 is inside or outside the bandwidth of the signal source’s PLL loop.

[0032] FIGS. 5 - 11 illustrate example systems for performing signal cancellation to reduce phase contamination of a signal using frequency detection and related details according to this disclosure. These embodiments may omit a crystal oscillator, other ultra-clean oscillator, and/or a resonator needing to be on the signal source's present operating frequency from their design.

[0033] As shown in FIG. 5, a system 500 includes a signal source 502, such as a PLL synthesizer, DDS synthesizer, FLL synthesizer, or uncontrolled and continuous-tuned oscillator. In particular embodiments, the signal source 502 outputs a source signal between 100MHz and 5GHz. The source signal from the source 502 is split using a splitter 504.

[0034] One output component of the splitter 504 is provided to a frequency modulation (FM) detector 506, which detects frequency modulation in the signal from the source 502. As the signal source 502 increments its output frequency, this causes the FM detector 506 to move along its detector curve. This allows the detector 506 to demodulate phase noise sidebands without the use of a reference oscillator. This approach therefore eliminates the need for a crystal oscillator, other ultra-clean oscillator, and/or a resonator needing to be on the signal source's present operating frequency. This approach also can support multiple channels, even those that are very closely spaced, such as those provided by sources 502 that normally suffer from relatively high phase noise and other degradations. Another advantage of FM detectors is that they can have more inherent sensitivity to high modulating frequency phase modulation. This is because the amount of frequency deviation for a given amplitude of phase modulation is directly proportional to the modulating frequency. This is useful for demodulating phase noise, which almost always falls off rapidly with offset frequency.

[0035] The FM detector 506 includes any suitable structure for detecting frequency modulation, including but not limited to a slope detector, a delay line discriminator, a quadrature detector, a Foster Seeley detector, or a ratio detector. In some embodiments, the FM detector 506 includes a broadband detector, allowing phase noise reduction of a drifting self-controlled oscillator (source 502). However, any suitable FM detector with adequate frequency-to-voltage conversion gain can be used. A slope detector can use the transition slope of any suitable filter, such as an elliptic filter, a band-pass filter, or any other suitable structure. An asynchronous envelope detector, such as an "infinite Z" detector, can respond only to the AM analog of the phase noise and other angle-modulated energy created by the amplitude response transition, not to the angle modulation still present.

[0036] The output of the FM detector 506 is fed to an amplifier/de-emphasis equalizer 507.

The amplifier/equalizer 507 amplifies the output of the detector 506 and performs de-emphasis operations, such as by using a low pass filter with a 6dB/octave response, to cause the baseband signal voltage to be proportional to instantaneous phase offset over the applicable baseband spectrum, as if a phase detector rather than a frequency detector had been used. The amplifier/equalizer 507 also attenuates system noise. The output of the amplifier/equalizer 507 represents phase noise at baseband, which can be fed to a phase modulator 508 along with another output component of the splitter 504 for use in modulating the source signal to help remove phase contamination. The amplifier/equalizer 507 includes any suitable structure for amplifying and de-emphasizing an FM signal.

[0037] FIGS. 6A and 6B illustrate an example implementation of part of an FM slope detector 600, which could be used along with an AM detector as the FM detector 506 in FIG. 5. As shown in FIG. 6A, the detector 600 is implemented using a low-pass filter, whose transition band causes a signal that was frequency modulated to also be amplitude modulated. The detector 600 here includes various capacitors, resistors, and an inductor, as well as an AC voltage source that represents the signal source 502. The frequency response of the low-pass filter is shown in FIG. 6B. Ideally, the transition band response curve has a constant slope and constant time delay. However, the phase noise and other contamination being demodulated can have such a low level that these two requirements are not critical.

[0038] FIGS. 7A and 7B illustrate an example implementation of a complete FM slope detector 700, which could be used as the FM detector 506 in FIG. 5. As shown in FIG. 7A, the detector 700 is implemented using a band-pass filter, complete with a detector used as the AM envelope detector. The detector 700 here includes various capacitors, resistors, inductors, and transistors, as well as an AC voltage source that represents the signal source 502. The frequency response of the band-pass filter is shown in FIG. 7B.

[0039] In this example, following the band-pass filter (which can be adjusted to place a signal on either stop-band selectivity transition slope) is an “infinite impedance” type envelope (AM) demodulator. Other types of envelope detectors could also be used. At the input of the demodulator, the carrier signal level could be about 1V RMS. Following the demodulator is a low-pass filter to remove RF components and a low noise preamplifier that covers the relevant frequency range of the demodulated phase noise (such as from 1kHz to 1MHz). Following that is the amplifier/de-emphasis equalizer 507 and the phase modulator 508, which are not shown in FIGS. 7A and 7B. If a frequency

modulator is used in place of the phase modulator 508, the de-emphasis network may not be required.

[0040] In particular embodiments, for a 4V peak-to-peak input, this FM detector's output can change by 300mV over 6MHz with a conversion factor of 50nV/Hz. Total noise deviation of the signal source (in the 1kHz to 10MHz sidebands) at 250MHz can be about 430Hz RMS. Therefore, the noise voltage from this detector is about 21.5 μ VRMS. At a 50 Ω impedance level, this is about -80dBm or 20dB above the thermal noise for a 3dB noise FIG., which is suitable for measuring phase noise. Moreover, a carrier amplitude modulation can result in a 3dB signal-to-noise (S/N) reduction. In addition, detected noise voltage can ride on a large carrier remnant, which can be filtered out. This could be used with a synchronous AM detector that handles arbitrarily weak signals and that uses a double balanced mixer, but there may be complications caused by the remaining angle modulation following a slope detector frequency versus amplitude network.

[0041] FIG. 8 illustrates another example system 800 that uses a delay line discriminator type FM demodulator for performing signal cancellation to reduce phase contamination of a signal. In this example, the system 800 includes a signal source 802 and a splitter 804. One output component of the splitter 804 is provided to an amplifier 806, which could represent an RF amplifier that operates between 0.25GHz and 5.5GHz.

[0042] The amplified signal is provided to another splitter 808, which splits the amplified signal between a phase shifter 810 and an amplifier 812. The phase shifter 810 can shift its input signal to help create quadrature components in the system 800. The phase shifter 810 includes any suitable structure for shifting the phase of an input signal, such as a voltage-controlled phase shifter. The amplifier 812 amplifies its input signal and provides the amplified signal to a delay line 814, which delays the input signal by a specified amount of time (such as 50ns to 500ns). The delay line 814 includes any suitable structure for delaying an electrical signal by a desired amount. The delayed signal is provided to another amplifier 816, which amplifies the delayed signal.

[0043] The outputs of the amplifier 816 and the phase shifter 810 are provided to a mixer/phase detector 818, which mixes the signals and/or compares the phases of the signals. An output of the mixer/phase detector 818 is provided to a servo integrator 820, which adjusts the phase shifter 810 so that the inputs to the mixer/phase detector 818 generally remain in quadrature. A particular example mixer/phase detector 818 may have a transfer characteristic such that when its output is at 0V, the phase difference between the signals at its inputs is 90°. In this case, the servo

integrator 820 has a 0V reference. The output of the mixer/phase detector 818 is also provided to a pre-amplifier 822, a low-pass filter 824, and an amplifier 826 before being provided to a modulator 828. The servo integrator's time constant is long enough so that the lowest relevant frequency spectral components of the phase noise and other contamination are not removed by the loop and therefore appear at this baseband preamplifier. The components 810, 818, and 820 form a true phase locked loop, as only phase is being adjusted and not frequency.

[0044] This architecture uses the delay line 814 and requires no local oscillator or phase/frequency locking, which may be useful or ideal for drifting sources 802. How rapidly the source 802 can drift in frequency and maintain proper operation of the system is determined in part by the servo integrator's time constant, which is fast enough to maintain adjustment of the phase shifter 810. In particular embodiments, a possible useful range of sideband frequencies can be 1000:1. For use ranging from 5kHz to 5MHz sidebands, a delay of 50ns could be used in the delay line 814. Note that a 50ns delay line implemented with a printed circuit board trace could have a large loss at 2GHz unless a suitable dielectric is used. As a particular example, a low-loss delay line 814 could be 17in² in size, which is suitable for use in equipment like base stations, as opposed to ultra-miniature hand-held equipment. A 50ns delay line 814 may be suitable down to 5kHz sidebands, and a 500ns delay line 814 may be suitable for 500Hz sidebands. This could be very practical and effective for high sideband frequencies (such as 500kHz-20MHz or more). At a 500kHz offset frequency, the delay may need to be only 0.5ns, for which only a 5 inch-long delay line or a practical lumped component network may be used.

[0045] FIG. 9 illustrates an example system 900 for performing signal cancellation to reduce phase contamination of a signal using a quadrature FM detector. In this example, a signal source 902 (such as a 100MHz to 5GHz source) provides a source signal to a limiter 904, which removes amplitude noise and other AM contamination from the source signal. An in-phase splitter 906 divides the signal and provides portions of the signal to a power amplifier 908 and a frequency-selective phase shifter 910. In particular embodiments, the phase shifter 910 could be implemented using reactive components or a trace network. A low-noise amplifier 912 amplifies an output of the phase shifter 910. The amplified outputs of the amplifiers 908 and 912 are provided to a mixer/phase detector 914, which mixes the signals and/or compares the phases of the signals.

[0046] An output of the mixer/phase detector 914 is filtered by a low-pass filter 916, and the filtered output is provided to a servo integrator 918. In particular embodiments, the servo integrator

918 can represent a slow integrator referenced to 0V that adjusts the phase shifter 910 to maintain an average phase difference of 90° between the phase detector's inputs as the carrier frequency from the source 902 varies with channel setting. The phase shifter 910 can be designed to vary its phase shift with frequency. As higher-speed phase noise, other angle-modulated noise, and/or non-stochastic spurious components from the signal source 902 and the splitter 906 cause instantaneous frequency excursions, the instantaneous phase value across the phase detector's inputs differs from 90° . The phase detector 914 registers these phase differences as voltage differences at its output. This voltage waveform is the analog version of all angle-modulated energy on the carrier, and it propagates through a higher-cutoff frequency filter 920 and then through circuitry 922, which can include amplitude adjustment, de-emphasis, and inversion circuitry. The output of the circuitry 922 can be used to drive a phase modulator 924. In this example, the system 900 is similar to the system 800 (which uses a delay line demodulator), but there is no delay line, and the phase shifter 910 needs to be frequency-selective, meaning its phase shift needs to be a strong function of frequency.

[0047] In particular embodiments using a quadrature FM detector as is done in FIG. 9, a quadrature FM receiver integrated circuit with a single parallel-tuned circuit phase shifter can deliver 3.6mV per kHz deviation with a 10.7MHz carrier. The output signal-to-noise ratio can be 75dB below 162mV RMS with a 15kHz bandwidth—system noise floor of 28.8 μ V or a 10MHz bandwidth—system noise floor of 744 μ V. Note that the phase shift network can be designed so that the total average shift is substantially 90° and the network with the highest possible slope (phase shift/frequency) over the very narrow phase noise deviation. In particular embodiments, two network stages could be used, one to maintain 90° and another with a high slope region centered on 0° .

[0048] FIG. 10 illustrates an example system 1000 for performing signal cancellation to reduce phase contamination of a signal using a low phase noise local oscillator in a down-conversion subsystem to operate an FM detector at low frequency (where it is more likely to have a larger conversion gain). As shown in FIG. 10, a signal source 1002 provides a source signal to an in-phase splitter 1004. The signal source 1002 could, for example, represent a high phase noise PLL synthesizer that operates between 1,950MHz to 2,000MHz in 1kHz steps. The splitter 1004 divides the source signal and provides a portion of the source signal to a heterodyne mixer 1006, which mixes the source signal with a low noise local oscillator signal to down-convert the source signal. The frequency-converted signal is fed to a low-pass filter 1008, such as a 50-100MHz filter, which removes the sum frequency component from the heterodyning process. A limiter 1010 removes

amplitude noise and other AM contamination from the filtered signal, and an in-phase splitter 1012 divides the signal and provides portions of the signal to a power amplifier 1014 and a frequency-selective phase shifter 1016. A low-noise amplifier 1018 amplifies an output of the phase shifter 1016. The amplified outputs of the amplifiers 1014 and 1018 are provided to a mixer/phase detector 1020, which mixes the signals and/or compares the phases of the signals.

[0049] The output of the mixer/phase detector 1020 is filtered by a low-pass filter 1022, and the filtered output is provided to a servo integrator 1024. The servo integrator 1024 helps to maintain an average phase difference of 90° between the phase detector's inputs. The output of the mixer/phase detector 1020 is also provided to a higher-cutoff frequency filter 1026 and then to circuitry 1028, which can include amplitude adjustment, de-emphasis, and inversion circuitry. The output of the circuitry 1028 can be used to drive a phase modulator 1030.

[0050] In this example, an auxiliary PLL synthesizer is formed by a reference source 1032, a divider 1034, a phase frequency detector (PFD) 1036, a loop filter 1038, and a voltage controlled oscillator (VCO) 1040. The reference source 1032 could represent a 100MHz source or other source that provides its output signal to the signal source 1002 and to one input of the phase frequency detector 1036. The other input of the phase frequency detector 1036 comes from the divider 1034, which could represent a "divide by 19" divider. The divider 1034 reduces the frequency of the output of the oscillator 1040 to equal that of the reference coming from the reference source 1032. The phase frequency detector 1036 compares the phases of its inputs, and the loop filter 1038 filters the output of the detector 1036 and generates a voltage for controlling the oscillator 1040. As the auxiliary PLL synthesizer has a small frequency divide ratio, it can have lower phase noise than an otherwise equivalent PLL synthesizer with a large frequency divide ratio. Moreover, in particular embodiments, the quadrature phase shifter 1016 can operate from 50MHz to 100MHz (where it can have adequate conversion gain), resulting in a 50,000-step synthesizer with phase noise similar to a low $/N$ synthesizer. Note that this architecture can be used with any type of frequency/phase demodulator 1030.

[0051] FIG. 11 illustrates an example system 1100 for performing signal cancellation to reduce phase contamination of a signal using an extremely low phase noise local oscillator signal in a down-conversion subsystem. This local oscillator includes an auxiliary phase locked loop synthesizer using an aperture phase detector. As shown in FIG. 11, the system 1100 includes components 1102-1130 that can be the same as or similar to corresponding components 1002-1030

in FIG. 10.

[0052] The auxiliary PLL synthesizer of the system 1100 includes a reference source 1132, such as a 10MHz source, which could be the same as the one used for the signal source. A divider 1134, such as a “divide by 194-199” divider, divides a signal from a voltage-controlled oscillator 1140. A logic element 1135 and a gate 1137 are coupled between the divider 1134 and a phase frequency detector 1136, which has an output coupled to a loop filter 1138. The logic element 1135 repeatedly turns the gate 1137 on and off to provide the output of the oscillator 1140 to the detector 1136. The gate 1137 and the detector 1136 therefore form an aperture phase detector.

[0053] In a normal PLL synthesizer, a divider equalizes the VCO’s frequency with that of the reference source so they can be compared for correction (as is done in FIG. 10). However, VCO phase variations are also divided, making them less distinguishable from system noise. The design in FIG. 11 uses the divider 1134 and the gate 1137 to feed VCO transitions with full phase variation directly to the phase/frequency detector 1136 once for each duty cycle of the reference frequency.

[0054] Not only does this aperture phase detector-type PLL synthesizer provide very low phase noise, it can do so with a higher divide ratio, thus permitting a fine enough frequency step resolution. As a result, after down-conversion from the mixer 1106, the frequency is much lower than for the architecture shown in FIG. 10. This lower frequency permits an FM demodulator such as shown in FIG. 11 (blocks 1112-1124) to operate with higher conversion gain. Another advantage of accurately heterodyning a signal source (such as source 1102) to a low frequency is that phase and frequency demodulation methods that might have too much absolute phase noise become adequate at low frequencies. Such demodulation methods, to adequately support the system architectures disclosed here, may need frequency agile LC (inductance-capacitance tank circuit) oscillators. At low frequencies, the absolute phase noise can be very low compared with the same type of oscillators at higher-frequency signal sources being improved by the methods described in this patent document. The phase detector circuits shown in FIGS. 2 and 3 therefore become more practical, where the VCXO 204 can be replaced by an LC VCO. The phase locked loop type FM detector, which also contains a VCO, again becomes more practical. In the phase locked loop type FM demodulator, the demodulated signal (in this case the undesired phase noise and spurious phase contamination) appear as the VCO control voltage.

[0055] FIG. 12 illustrates an example system 1200 for performing signal cancellation to reduce phase contamination of a signal using feedback according to this disclosure. The various

systems described above have generally used a technique to cancel or partially cancel phase noise and other unwanted angle-modulated energy within a signal from a signal source. This can be supplemented with a technique to automatically adjust the level of the inverted baseband signal feeding a phase modulator to obtain even more or maximum possible cancellation and to permit implementations that are more practical to manufacture.

[0056] An example of this is shown in FIG. 12, where some aspects of the architecture are similar to that of the system 1100. For example, the components 1202-1210 could be the same as or similar to the components 1102-1110 in FIG. 11. Also, an FM demodulator 1212 could collectively represent the components 1112-1126 from FIG. 11, although any suitable FM demodulator could be used. Further, circuitry 1228 can be similar to the circuitry 1128 in FIG. 11. However, the circuitry 1228 here further includes automatic gain control (AGC) and delay compensation circuitry, which regulates the level and phase of the inverted baseband signal fed to a phase modulator 1230. In addition, a reference source 1232 could be the same as or similar to the reference source 1132, and an aperture phase detector (APD) type PLL synthesizer 1234 could represent the components 1134-1140 in FIG. 11.

[0057] In this example, phase noise and other contamination are demodulated both before and after the phase modulator 1230. Namely, the components 1206-1228 demodulate the phase noise and other contamination before the phase modulator 1230, and components 1242-1250 demodulate the phase noise and other contamination after the phase modulator 1230 in a similar manner. However, circuitry 1250 here includes AM envelope detection and time constant circuitry to deliver a varying DC voltage that represents the level of remaining phase noise and other contamination. This may be similar in design to subsystem blocks of the phase noise measurement instruments described in U.S. Patent No. 7,809,517. The circuitry 1250 does not perform inversion and AGC functions. The auxiliary reference source 1232 here services both subsystems (components 1206-1228 and components 1242-1252). A directional coupler 1253 provides at least a portion of the output from the phase modulator 1230 to the mixer 1242.

[0058] A hunting servo 1252 delivers the DC output of the circuitry 1250 as an AGC control voltage to the circuitry 1228 for automatic gain control. The AGC control voltage can help to reduce or minimize the detected amount of phase noise and other contamination in the signal output by the phase modulator 1230. The servo 1252 is described as “hunting” to indicate that the servo system may not receive a signed “error” signal (a signal that indicates whether the instantaneous inverted

signal to the modulator 1230 is too high or too low). Rather, the correct value can be reached by first incrementing the adjustment in one direction to determine which direction to slew, slewing in that direction until slight overshooting is noted, and then returning to the correct value. Such techniques are commonly used, for instance, for pointing high gain antennas and controlling solar energy harvesting arrays to obtain maximum power points. It should be understood that once the correct value is found, the correcting mechanism and AGC value could be frozen. Once the minimum phase contamination value has been found by optimizing the phase modulator's input level, for some applications a control system (specifically a logic element 1254) can vary the time delay for modulating frequencies exceeding 10MHz to maintain 180° phase shift between the modulating signal and the signal coming from the signal source 1202 and the splitter 1204.

[0059] The detection subsystem (components 1242-1252) that follows the modulator 1230 appears to have a greater burden than the other detection subsystem (components 1206-1228). For example, the detection subsystem (components 1242-1252) processes a smaller amount of phase noise and other contamination. However, its ability to detect a small signal can be greatly enhanced by processing an averaged value rather than an instantaneous value. Moreover, determination of the correct modulating signal value to provide maximum cancellation can be augmented by inserting (either continuously or temporarily) a large pilot tone to modulate the signal source 1202. This can be done using the logic element 1254, which uses outputs of the circuitry 1228 and servo 1252 to generate the pilot tone. As a particular example, the pilot signal can be used to deliberately contaminate the signal source 1202 to help simplify the post-modulator detector, and the pilot signal can be turned off once the correct modulation level has been implemented.

[0060] In particular embodiments of the various systems shown in FIGS. 1 through 12, a phase noise improvement of 10dB to 20dB could be achievable for phase noise sideband ranges between 100 Hz and tens of MHz. The final value of phase noise and spurious contamination after the signal cancellation process is relatively independent of the initial amount. As a result, synthesizers designed to achieve small channel spacing, fast locking, and other specifications that make it difficult to obtain low phase noise and spurious contamination can be designed without regard to these degradations. Any of these systems could also incorporate techniques for automatically adjusting its baseband modulation signal level. It should be noted that the cancellation phase modulator does not need to be adjusted for the correct modulation input level continuously, as do feedback systems within most frequency synthesizers. In addition, any suitable skirt network

slope detectors, asynchronous envelope detectors, quadrature phase shift networks, and other FM detectors could be used (such as RF MEMS or integrated free-standing bulk acoustic resonator structures).

[0061] Although FIGS. 1 through 12 illustrate examples of systems for performing signal cancellation to reduce phase contamination of a signal, various changes may be made to FIGS. 1 through 12. For example, each component in any of these systems can be implemented using any suitable structure(s) for performing the described function(s). Also, the functional division shown in each FIG. is for illustration only. Various components in each FIG. could be combined, further subdivided, or omitted and additional components could be added according to particular needs. Further, various components used in one or some of the FIGS. could be used in other FIGS..

[0062] Moreover, while the signal source in each system is shown as a local source, the removal of unwanted phase contamination could occur at any suitable location, even at a location remote from a signal source. Decontamination can be performed at a remote location, for example, since the signal from the signal source could acquire additional noise and spurious deterministic modulation. Beyond that, while the signal sources are routinely described as providing unmodulated source signals, an intentionally modulated (and possibly remotely located) carrier can have its modulation stripped away to form a coherent carrier before processing by these systems. In addition, many types of monochromatic signal synthesizers can be designed for better performance in other ways, such a faster frequency slew rates or narrower channel spacings if post-generation cleanup can be done.

[0063] The phrase “phase contamination” refers to any angle modulation of a signal, and includes phase noise, period jitter, and spurious components.

[0064] FIG. 13 illustrates an example method 1300 for performing signal cancellation to reduce phase contamination of a signal according to this disclosure. The method 1300 shown here could be used by any of the systems described above or by any other suitably-arranged system.

[0065] As shown in FIG. 13, a source signal is generated at step 1302, and the source signal is split and provided to multiple signal processing paths at step 1304. The source signal could be generated using any suitable source, and the source signal could be split in any suitable manner.

[0066] Phase contamination in one split portion of the source signal is demodulated to baseband in one signal processing path at step 1306. This could be done using a phase detector or an FM detector (such as a delay line discriminator, quadrature detector, or slope detector) or in any

other suitable manner. Another split portion of the source signal is modulated using the baseband signal containing the demodulated phase contamination in another processing path at step 1308. This could include, for example, using a phase or frequency modulator that receives both a split portion of the source signal and the phase contamination at baseband.

[0067] Optionally, any remaining phase contamination in the modulated signal is measured at step 1310, such as by using components 1242-1250 that demodulate the phase noise and other contamination in the output of the phase modulator 1230. This can be used as feedback, such as to adjust the baseband signal that is provided to the phase modulator, at step 1312.

[0068] Although FIG. 13 illustrates one example of a method 1300 for performing signal cancellation to reduce phase contamination of a signal, various changes may be made to FIG. 13. For example, while shown as a series of steps, various steps in FIG. 13 could overlap, occur in parallel, or occur any number of times.

[0069] In general, the systems and method described above separate phase noise reduction (short-term stability) from maintenance of long-term stability normally done in PLLs and FLLs. The reduction in phase noise, period jitter, or other contamination can be made down to essentially the same level of final phase noise, regardless of the original amount of phase noise present in the original source signal. This permits clean-up of target synthesizers having relatively high phase noise due to very narrow channel spacing or other reasons. The disclosure is not limited to the particular values mentioned by way of illustration in connection with the example embodiments described herein. Other embodiments may use different system components, voltages, frequencies, noise levels, gains, resistances, capacitances, and other values depending on the implementation. In addition, it will be appreciated that the values given above (voltages, frequencies, noise levels, etc.) are approximate values only.

[0070] Those skilled in the art to which the invention relates will appreciate that various modifications may be made to the described example embodiments, and also that many other different embodiments are possible, within the scope of the claimed invention.

CLAIMS

What is claimed is:

1. A method comprising:
obtaining an input signal;
demodulating phase contamination in the input signal to generate a baseband signal; and
modulating the input signal based on the baseband signal to generate an output signal, the output signal having less phase contamination than the input signal.
2. The method of Claim 1, further comprising:
splitting the input signal into first and second portions;
wherein demodulating the phase contamination in the input signal comprises demodulating phase contamination in the first portion of the input signal; and
wherein modulating the input signal based on the baseband signal comprises modulating the second portion of the input signal based on the baseband signal.
3. The method of Claim 1, wherein demodulating the phase contamination in the input signal comprises:
demodulating the phase contamination using a phase demodulator; and
inverting and amplifying the demodulated phase contamination.
4. The method of Claim 1, wherein demodulating the phase contamination in the input signal comprises demodulating the phase contamination using a frequency modulation (FM) detector.
5. The method of Claim 4, wherein demodulating the phase contamination using the FM detector comprises using one of: a slope detector, a delay line discriminator, a quadrature detector, a Foster Seeley detector, or a ratio detector.
6. The method of Claim 4, further comprising:
splitting the input signal into first and second portions; and
down-converting the first portion of the input signal to a lower frequency;

wherein demodulating the phase contamination in the input signal comprises demodulating phase contamination in the down-converted first portion of the input signal.

7. The method of Claim 1, wherein the output signal has less phase noise or period jitter than the input signal.

8. The method of Claim 1, further comprising:
demodulating remaining phase contamination in the output signal; and
regulating a level of the baseband signal used during modulation of the input signal based on the demodulated remaining phase contamination.

9. An apparatus comprising:
a phase contamination demodulator configured to demodulate phase contamination in an input signal and generate a baseband signal; and
a modulator configured to modulate the input signal based on the baseband signal and generate an output signal having less phase contamination than the input signal.

10. The apparatus of Claim 9, further comprising:
a splitter configured to split the input signal into first and second portions;
wherein the phase contamination demodulator is configured to receive the first portion of the input signal; and
wherein the modulator is configured to receive the second portion of the input signal.

11. The apparatus of Claim 9, wherein the phase contamination demodulator is configured to:
demodulate the phase contamination in the input signal; and
invert and amplify the demodulated phase contamination.

12. The apparatus of Claim 9, wherein the phase contamination demodulator comprises a frequency modulation (FM) detector.

13. The apparatus of Claim 12, further comprising:

a mixer configured to mix an output signal from an auxiliary synthesizer and a portion of the input signal to down-convert the portion of the input signal to a lower frequency;

wherein the phase contamination demodulator is configured to demodulate phase contamination in the down-converted portion of the input signal.

14. The apparatus of Claim 13, wherein the auxiliary synthesizer comprises an aperture phase comparator.

15. The apparatus of Claim 9, further comprising a detection subsystem configured to demodulate remaining phase contamination in the output signal and regulate a level of the baseband signal provided to the modulator based on the demodulated remaining phase contamination.

16. A system comprising:

a signal source configured to generate an input signal;

a phase contamination demodulator configured to demodulate phase contamination in the input signal and generate a baseband signal; and

a modulator configured to modulate the input signal based on the baseband signal and generate an output signal having less phase contamination than the input signal.

17. The system of Claim 16, wherein the phase contamination demodulator is configured to:
demodulate the phase contamination in the input signal; and
invert and amplify the demodulated phase contamination.

18. The system of Claim 16, wherein the phase contamination demodulator comprises a frequency modulation (FM) detector.

19. The system of Claim 16, further comprising a detection subsystem configured to demodulate remaining phase contamination in the output signal and regulate a level of the baseband signal provided to the modulator based on the demodulated remaining phase contamination.

20. The system of Claim 19, wherein the detection subsystem is further configured to:

generate a pilot signal to modulate the signal source and intentionally contaminate the input signal; and

once the level of the baseband signal provided to the modulator is determined, turn off the pilot signal.

1/11




FIG. 1




FIG. 2

2/11




FIG. 3A







FIG. 3B


3/11




4/11




AC - NEW, FM_SlopeDet_3poleCC12Jul08.Sch+FM_SlopeDet_3poleCC12Jul08.Anl, 13 July 2008





6/11

AC - NEW, BP_PhaseShiftFilt_08Jul08.Sch + BP_PhaseShiftFilt_08Jul08.Anl. 08 July 2008

**FIG. 7B**

7/11




FIG. 8




FIG. 9

8/11




FIG. 10

9/11




FIG. 11

10/11





FIG. 12

*FIG. 13*