## **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>5</sup>: H01L 29/00, H03K 5/08, G05F 1/00

**A1** 

(11) International Publication Number:

WO 95/01652

(43) International Publication Date:

12 January 1995 (12.01.95)

(21) International Application Number:

PCT/US94/07093

(22) International Filing Date:

23 June 1994 (23.06.94)

(30) Priority Data:

08/087,500

2 July 1993 (02.07.93)

US

(71) Applicant: CIRQUE CORPORATION [US/US]; 2850 East 3300 South, Salt Lake City, UT 84109 (US).

(72) Inventor: GERPHEIDE, George, E.; 3481 South Monte Verde Drive, Salt Lake City, UT 84121 (US).


(74) Agents: THORPE, Calvin, E. et al.; Thorpe, North & Western, Suite 200, 9035 South 700 East, Sandy, UT 84070 (US).

(81) Designated States: AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, ES, FI, GB, GE, HU, JP, KP, KR, KZ, LK, LU, LV, MG, MN, MW, NL, NO, NZ, PL, PT, RO, RU, SD, SE, SI, SK, TT, UA, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

#### Published

With international search report. With amended claims.

(54) Title: ELECTRICAL CHARGE TRANSFER APPARATUS



(57) Abstract

A charge transfer circuit includes input terminals (68, 72) for receiving input electrical charges (Q in 1, Q in 2), transconductance amplifiers (G1, G2) having first and second inputs including inverting inputs, and first and second differential current outputs (In1, Ip1, or In2, Ip2), and a multiple output stage circuits responsive to the differential current outputs for producing two or more electrical current output signals (Ia1, Ib1, or Ia2, Ib2) whose values are related to the values of the differential current outputs and to each other. Also included are feedback loops (If1, If2) for delivering one of the electrical current putput signals to the inverting inputs of the transconductance amplifiers, and integrators (76, 80) for integrating others of the electrical current output signals to produce output electrical charges (Qo1, Qo2) whose values are related to the values of the input electrical charges.

## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
ΑU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	Œ	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Кепуа	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	ÜA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	MIL	Mali	UZ.	Uzbekistan
FR	France	MN	Mongolia	VN	Viet Nam
GA	Gabon	14114	1/201BOTH	V.N	A ICT MATT

#### ELECTRICAL CHARGE TRANSFER APPARATUS

5

15

20

25

30

#### BACKGROUND OF THE INVENTION

This invention relates to apparatus for transferring or delivery to an output terminal an electrical charge which is proportional to an electrical charge received on an input terminal.

Electrical charge transfer circuitry has application when it is necessary to measure or respond to electrical charges, and it is convenient or necessary to transfer such charges from one location to another with accuracy. Examples of such applications are capacitive position sensors, piezo-electric sensors, capacitive humidity sensors, electrostatic digitizing tablets, electrostatic field receivers, etc.

An exemplary prior art electrical charge transfer circuit is shown in FIG. 1 to include a capacitor feedback charge amplifier A<sub>1</sub> having an input receiving an input charge  $Q_{in}$ which is A capacitor C, is shown coupled between "transferred". the input of the amplifier  $A_1$  and ground potential, to represent stray capacitance. A feedback capacitor Cf is located between the output of the amplifier  $A_i$  and the input thereof, and is in parallel with a switch Si. output of the amplifier A<sub>1</sub> is coupled via an output capacitor Co to an output load, in this case shown to be This electrical charge transfer a voltage source  $V_1$ . circuit is well known and widely used.

With the prior art charge transfer circuit of FIG.

1, an error in the output charge may be introduced if the output voltage varies which could occur if the

2

output charge is being accumulated (integrated) on a capacitor. Also, a feedback capacitor is required in the prior art circuit and this dictates that certain integrated circuit fabrication processes must be used to fabricate the circuit. Such processes are typically more expensive and troublesome than if the feedback capacitor did not have to be fabricated with the circuit.

5

15

20

25

30

35

### SUMMARY OF THE INVENTION

10 It is an object of the invention to provide an efficient, easy to fabricate, and accurate electrical charge transfer apparatus.

It is another object of the invention to provide such apparatus in which no feedback capacitor is required.

It is a further object of the invention to provide such apparatus capable of producing multiple electrical charge outputs which are linearly related to an input charge and to each other.

It is an additional object of the invention, in accordance with one aspect thereof, to provide such apparatus capable of producing a differential output charge from a differential input charge.

The above and other objects of the invention are realized in a specific illustrative embodiment of an electrical charge transfer circuit which includes an input terminal for receiving an input electrical charge, a transconductance amplifier having first and second differential inputs, and first and second differential current outputs, the first input being coupled to the input terminal and the second input being coupled to ground potential, and a multiple output stage responsive to the differential current outputs for producing two or more electrical current output signals whose values are linearly related to the values of the differential current output and to each other. A feedback loop is provided for supplying one of the electrical current

3

output signals to the first differential input of the transconductance amplifier.

In accordance with one aspect of the invention, a current integrator is coupled to the multiple output stage for integrating another of the electrical current output signals to accumulate an output electrical charge whose value is related to the value of the input electrical charge.

### BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects, features and advantages of the invention will become apparent from a consideration of the following detailed description in which:

FIG. 1 is a schematic of a prior art electrical charge transfer circuit, already described;

15

30

35

FIG. 2 is a schematic of an electrical charge transfer apparatus made in accordance with the principles of the present invention;

FIG. 3 is a schematic of one exemplary embodiment 20 of the multiple output stage of FIG. 2; and

FIG. 4 is a schematic of a differential charge transfer circuit made in accordance with the principles of the present invention.

### **DETAILED DESCRIPTION**

25 FIG. 1, which shows a prior art approach to a charge transfer circuit, has been discussed earlier.

FIG. 2 shows a charge transfer circuit made in accordance with the present invention for receiving at a node x a charge  $Q_{in}$  to be transferred to output terminals 4. The circuit includes a transconductance amplifier 8 having an inverting input 12 which is coupled to the node x, and a non-inverting input 16 which is coupled to AC ground. A capacitor  $C_{i}$  is shown coupled between the node x and ground, to represent stray capacitance which may exist on the input node. The transconductance amplifier 8 has a transconductance gain of G and produces differential current outputs  $I_{n}$ 

4

and  $I_p$  on output terminals 20 (from the voltage input). These current outputs are related to the voltage developed at the node x, as follows:

 $I_p = G \times (V_{16} - V_x)$  and  $I_n = -I_p$ , where  $V_{16}$  is the voltage at the non-inverting input 16 and  $V_x$  is the voltage at node x.

5

10

15

20

25

30

35

The current outputs from the transconductance amplifier 8 are supplied to a multiple output stage circuit 24 which produces therefrom multiple output current signals  $I_f$ ,  $I_{ol}$ ,...  $I_{om}$ . The current output signal  $I_f$  is fed back to the node x and to the inverting input 12 of the transconductance amplifier 8. This feedback current "neutralizes" the input charge  $Q_{in}$ , and thus provides a measure of the value of the input charge.

The other current output signals  $I_{ol}, \ldots, I_{on}$  are each integrated by a respective capacitor  $C_1, \ldots, C_n$ , to produce output charges  $Q_{ol}, \ldots, Q_{on}$ , respectively, and these are applied to output terminals 4. The output charges  $Q_{ol}, \ldots, Q_{on}$  are all linearly related to the input charge  $Q_{in}$ .

The transconductance amplifier 8 is a well known device. A transconductance amplifier with only an inverting input, could also be employed in the circuit of FIG. 2, in place of amplifier 8. Also, outputs 20 of the amplifier 8 could be "single-ended," with only I, output; in this case, of course, there would only be one input to the multiple output stage circuit 24. The multiple output stage circuit 24 may take a variety of configurations, one of which is shown in FIG. 3 and will be discussed momentarily.

In describing the operation of a charge transfer circuit of FIG. 2, assume that initially the voltage at node x is zero and that a positive charge  $Q_{in}$  is supplied to the node. The voltage at the node x would thus increase by an amount corresponding to the magnitude of the input charge  $Q_{in}$ . This, in turn, produces a negative current on lead  $I_{n}$  and a positive current  $I_{n}$  on output

5

leads 20. As a consequence, a negative current on lead  $I_f$  is produced by the multiple output stage circuit 24 and flows on the feedback loop back to the inverting input 12 of the transconductance amplifier 8. This negative current causes the voltage at node x to decrease to zero and then differential current outputs  $I_p$  and  $I_n$ , as well as feedback current  $I_f$ , all return to zero. During the time this is occurring, the integrated current on the feedback loop is  $Q_f$  which equals  $-Q_m$ . The integrated currents on the other outputs of the multiple output stage circuit 24 are

$$Q_{o1} = -K_1 \times Q_{in}$$

10

20

25

30

35

$$Q_{on} = -K_n \times Q_{in}$$

where  $K_1, \ldots K_n$  are constants. Thus, the charge transferred on each of the outputs of the multiple output stage circuit 24 is linearly related to the input charge  $Q_{in}$ .

FIG. 3 shows one embodiment of a multiple output stage circuit which may be utilized as circuit 24 in This circuit includes a plurality of current mirrors 30, 34, 38, 42 and 46, in which current mirrors 30 and 34 are sourcing current mirrors and current mirrors 38, 42 and 46 are sinking current mirrors. What this means is that the source current mirrors act as sources of current (and the sinking current mirrors act as sinks for current) which are in direct ratio to each reference current. For example, in the sinking current mirror 38, current I, is supplied to a reference input r of the mirror, and the mirror then accepts current I1 which, in this case, is exactly equal to the reference current as indicated by the designation "1:1". That is, the indication "1:1" means a one to one ratio. ratios for the different current mirrors are chosen to provide a particular set of relationships among the output currents supplied on leads 50. particular current mirrors shown in FIG. 3, current

6

mirror 38 dictates that  $I_1 = I_p$ , current mirror 30 dictates that  $I_2 = 4 \times I_1$ ,  $I_3 = I_1/2$ , and  $I_4 = I_1/2$ , current mirror 46 dictates that  $I_9 = I_4$ , current mirror 42 dictates that  $I_7 = 4 \times I_p$ ,  $I_8 = I_p/2$ ,  $I_5 = I_p/2$ , and current mirror 34 dictates that  $I_6 = I_5$ . Combining these equations we arrive at the following current values:

$$I_f = 4 \times (I_p - I_n)$$
  
 $I_{01} = (I_p - I_n)/2 = I_f/8$   
 $I_{02} = (I_n - I_p)/2 = -I_f/8$ .

10 Thus, the output charges "transferred" by this circuit (when integrated) are:

$$Q_{01} = (-1/8) \times Q_{in}$$
  
 $Q_{02} = (1/8) \times Q_{in}$ 

5

20

25

30

35

It is apparent that other ratios could be created using various combinations of current mirrors to provide different charge "transfer" gains.

FIG. 4 is a schematic of a charge transfer circuit made in accordance with the principles of the present invention and arranged in a differential configuration. In other words, the difference in output charges is related to the difference in input Differential circuit configurations are well known for insensitivity to noise. The differential configuration of FIG. 4 has common mode rejection. noise affects both input charges the same (i.e., it is common-mode), then that noise is "rejected" and does not affect the output charges (to the extent that circuit elements are ideal and perfectly matched.) Further, if common-mode noise is coupled by unintended coupling from some source to affect the absolute values of both output charges the same, the difference in output charges remains unaffected.

The circuit of FIG. 4 includes two sections 60 and 64, each of which include a transconductance amplifier  $(G_1 \text{ and } G_2)$  and multiple output stages, similar to the configuration shown in FIG. 2, but with only three outputs from each of the multiple output stages. The

7

multiple output stages of the sections 60 and 64 might illustratively be the circuits shown in FIG. 3.

5

10

15

20

25

30

35

Two input terminals 68 and 72 are provided for receiving respectively an input charge  $Q_{in1}$  and  $Q_{in2}$ . two input terminals 68 and 72 are coupled to a double pole, double throw switch S<sub>1</sub> so that the input charges Q<sub>in1</sub> selectively supplied may be to transconductance amplifier G<sub>1</sub> and transconductance amplifier G2 (when switch S1 is in the upper position) or to transconductance amplifiers  $G_2$  and  $G_1$  respectively (when switch  $S_1$  is in the lower position). A second double pole, double throw switch  $S_2$  is provided at the outputs of the sections 60 and 64 to connect to two output terminals 76 and 80. In particular, output I, of the multiple output stage circuit of section 60 is coupled to the upper pole of switch  $S_2$  and to the output  $I_{12}$  of the multiple output stage circuit of section 64. Also, the output I,2 of section 64 is coupled to the lower pole of the switch  $S_2$  and to output  $I_{b1}$  of section It can be seen that by appropriate setting of the switch  $S_2$ , the outputs of sections 60 and 64 can be either output terminals applied to 76 and 80 respectively to output terminals 80 and 76 or respectively.

When the switches remain in one setting, e.g., both switches  $S_1$  and  $S_2$  in the upper position, the differential output is  $Q_{01} - Q_{02} = 2 \times k \times (Q_{in1} - Q_{in2})$ , where k is a constant determined by the ratios in the multiple output stages of 60 and 64.

The switches  $S_1$  and  $S_2$  may be operated to both assume their upper positions, or both assume their lower positions, according to a chopping signal supplied by lead 84. By performing one charge transfer in the upper position followed by another in the lower position, the effects of non-ideal (mismatched) components can be cancelled in the net charge transfer which is the sum of the two transfers. An example of mismatched components

8

causes the differential output resulting from transfer in the upper position to be

$$Q_{o1} - Q_{o2} = (k_1 \times Q_{in1} - k_2 \times Q_{in2}) + e,$$

where  $k_l$  and  $k_s$  are constants determined by the multiple output stages of 60 and 64, and e is an offset error term. This single transfer obviously does not show direct proportionality to the differential input. Transfer with switches in the lower position, assuming the same input charge as for the previous transfer, results in differential output of

5

10

15

20

25

$$Q_{01} - Q_{02} = (k_2 \times Q_{in1} - k_1 \times Q_{in2}) - e.$$

The differential output charge which is the net of both transfers is given by summing the right sides of the preceding two equations and is

$$Q_{o1} - Q_{o2} = (k_1 + k_2) \times (Q_{in1} - Q_{in2}),$$

which obviously shows direct proportionality to the differential input.

It is to be understood that the above-described arrangements are only illustrative of the application of the principles of the present invention. Numerous modifications and alternative arrangements may be devised by those skilled in the art without departing from the spirit and scope of the present invention and the appended claims are intended to cover such modifications and arrangements.

9

#### **CLAIMS**

What is claimed is:

5

10

15

20

 A charge transfer circuit comprising an input terminal for receiving an input electrical charge,

transconductance amplifier means having at least an inverting input, and at least one differential current output, the input being coupled to the input terminal,

means responsive to the differential current output for producing two or more electrical current output signals whose values are related to the value of the differential current output and to each other, and

feedback means for delivering one of the electrical current output signals to the input of the amplifier means.

- 2. A circuit as in Claim 1 further comprising means for integrating another of the electrical current output signals to produce an output electrical charge whose value is related to the value of the input electrical charge.
- 3. A circuit as in Claim 2 wherein, for a positive input electrical charge, the differential current output is positive, and wherein said one electrical current output signal is negative.
- 4. A circuit as in Claim 1 wherein said electrical current output producing means comprises a plurality of current mirrors for producing multiple current outputs whose values are related to the values of the differential current outputs, and to each other.
- 5. A circuit as in Claim 2 wherein said integrating means comprises a capacitor.

10

6. Differential charge transfer apparatus comprising

first and second individual charge transfer circuits for receiving first and second input charges respectively, each of said charge transfer circuits including

a transconductance amplifier having an inverting input for receiving the respective input charge, and a differential current output,

a multiple output stage means for developing at least three current output signals whose magnitudes are related to one another and are determined by the magnitude of the differential current output, and

a feedback loop for supplying a first current output signal to said inverting input of the transconductance amplifier,

first means for summing a second current output signal from the multiple output stage means of the first individual charge transfer circuit and a third current output signal from the multiple output stage means of the second individual charge transfer circuit, to produce a first summed current signal, and

second means for summing a third current output signal from the multiple output stage means of the first individual charge transfer circuit and a second current output signal from the multiple output stage means of the second individual charge transfer circuit, to produce a second summed current signal.

30

5

10

15

20

25

7. Apparatus as in Claim 6 further comprising first and second integrator means for producing first and second charges which are proportional to the first and second summed signals respectively.

35

8. Apparatus as in Claim 7 further including

11

first switch means for supplying the first and second input charges alternately to the first and second individual charge transfer circuits respectively and to the second and first individual charge transfer circuits respectively, and

5

second switch means for supplying the first and second summed current signals alternately to the first and second integrator means respectively and to the second and third integrator means respectively.

5

10

20

35

12

#### AMENDED CLAIMS

[received by the International Bureau on 14 November 1994 (14.11.94); original claim 1 amended; other claims unchanged (1 page)]


 A charge transfer circuit comprising an input terminal for receiving an input electrical charge,


transconductance amplifier means having at least an inverting input, and at least one differential current output, the input being coupled to the input terminal,


means responsive to the differential current output for producing two or more electrical current output signals whose values are linearly related to the value of the differential current output and to each other, and


feedback means for delivering one of the electrical current output signals to the input of the amplifier means.

- 2. A circuit as in Claim 1 further comprising means for integrating another of the electrical current output signals to produce an output electrical charge whose value is related to the value of the input electrical charge.
- 3. A circuit as in Claim 2 wherein, for a positive input electrical charge, the differential current output is positive, and wherein said one electrical current output signal is negative.
- 4. A circuit as in Claim 1 wherein said electrical current output producing means comprises a plurality of current mirrors for producing multiple current outputs whose values are related to the values of the differential current outputs, and to each other.
  - 5. A circuit as in Claim 2 wherein said integrating means comprises a capacitor.









## INTERNATIONAL SEARCH REPORT

International application No. PCT/US94/07093

A. CLASSIFICATION OF SUBJECT MATTER  IPC(5): H01L 29/00; H03K 5/ 08; G05F 1/00						
IPC(5) : H01L 29/00; H03K 5/ 08; G05F 1/00   US CL : 307/490, 494; 330/148, 257, 260						
According to International Patent Classification (IPC) or to both national classification and IPC						
B. FIELDS SEARCHED						
Minimum documentation searched (classification system followed by classification symbols)						
U.S. : 307/490, 494; 330/148, 257, 260						
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched						
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  APS, NON LINEAR FILTER, DIFFERENTIAL CURRENT, FEEDBACK, TRANSCONDUCTANCE						
C. DOCUMENTS CONSIDERED TO BE RELEVANT						
Category* Citation of document, with indication, where	appropriate, of the relevant passages	Relevant to claim No.				
A US, A, 4,717,869 (KOCH ET AL) US, A, 4,163,948 (RIEGER ET Al) lines 17-27.		1-8 1-8				
Further documents are listed in the continuation of Box	C. See patent family annex.					
Special categories of cited documents:	*T* later document published after the inte					
"A" document defining the general state of the art which is not considered to be of particular relevance	date and not in conflict with the applice principle or theory underlying the inv					
*E* earlier document published on or after the international filing date	"X" document of particular relevance; the considered novel or cannot be considered.					
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other	when the document is taken alone	•				
special reason (as specified)  *O*  document referring to an oral disclosure, use, exhibition or other	considered to involve an inventive combined with one or more other such	step when the document is documents, such combination				
"P" document published prior to the international filing date but later than	being obvious to a person skilled in the "&" document member of the same patent					
the priority date claimed  Date of the actual completion of the international search	•	-				
07 SEPTEMBER 1994	Date of mailing of the international sea 12 SEP 1994					
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks	Authorized officer	າ,າ				
Box PCT Washington, D.C. 20231	FETSUM ABRAHAM MIL	ile				
Facsimile No. (703) 305-3594	Telephone No. (703) 305-3793					