(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
29 December 2004 (29.12.2004)

PCT

(10) International Publication Number
WO 2004/114405 A1

(51) International Patent Classification[7]: H01L 23/495, 21/68, 21/56, 23/31

(21) International Application Number: PCT/GB2004/002440

(22) International Filing Date: 9 June 2004 (09.06.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/602,100 23 June 2003 (23.06.2003) US

(71) Applicant (*for all designated States except US*): **POWER-ONE LIMITED**; P. O. Box 31106 SMB, Grand Cayman, Cayman Islands, British West Indies (KY).

(72) Inventor; and
(75) Inventor/Applicant (*for US only*): **KEATING, David** [GB/IE]; 1 Churchill Meadows, Raheen, Limerick (IE).

(74) Agents: **HARRIS, Ian, Richard** et al.; D. Young & Co., 120 Holborn, London EC1N 2DY (GB).

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,

[Continued on next page]

(54) Title: MICRO LEAD FRAME PACKAGE AND METHOD TO MANUFACTURE THE MICRO LEAD FRAME PACKAGE



(57) Abstract: The present invention comprises a lead fraine substrate adapted to receive semiconductor die and multiple passive components. The lead fraine substrate is preferably formed from a single piece of electrically conductive material, such as copper, and may be mounted within a lead frame package or directly onto a circuit board. The lead frame substrate includes mounting surfaces adapted to receive the semiconductor dice and passive components. The mounting surfaces are linked together by temporary and/or permanent connection bars. A method to manufacture the lead frame package includes, among other steps, forming a lead frame substrate, applying a molding compound to the lead frame substrate to fix each mounting surface and connection bar in place, removing the temporary connection bars, mounting the semiconductor components on the lead fraine substrate, and applying a packaging material over the lead frame substrate to encapsulate the semiconductor components.

WO 2004/114405 A1

ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

MICRO LEAD FRAME PACKAGE AND METHOD TO MANUFACTURE THE MICRO LEAD FRAME PACKAGE

Field of the Invention:

The present invention generally relates to the field of micro lead frame design packaging and assembly. More specifically, the present invention comprises a micro lead frame substrate that is adapted to receive at least one semiconductor die and multiple discrete passive components which may be mounted within a lead frame or directly onto a circuit board.

Background of the Invention:

Today's multi chip modules (MCM's) in power applications face significant challenges in terms of heat dissipation and heat management. Coupled with the need to dissipate heat in a uniform manner with low thermal impedance, there is also a need to reduce space and cost. Traditional approaches to packaging MCM's have been in the form of a Land Grid Array (LGA) or Ball Grid Array (BGA) type substrate, which consist of multiple chips (semiconductor dice) plus passive components placed on a laminate substrate. The substrate material conventionally has a high-thermal impedance and, even with enhanced via technology for heat management, still falls short of the low thermal impedance of a lead frame design.

A conventional lead frame device has excellent thermal conductance and optimum heat dissipation with regard to the power component mounting surfaces. But, a conventional lead frame design and manufacturing process limits its ability to have multiple passive components mounted within the package. Manufacturing a lead frame that is adapted to receive a power semiconductor die and passive components is often associated with long manufacturing times, increased expenses, and is generally not considered an efficient manufacturing option. Conventional lead frames are adapted to receive only power semiconductor dice. Thus, external components must be coupled to the lead frame to ensure operational effectiveness, which also adds to both the cost (of procurement, placement, etc.) and the space of the customer's board.

Figs. 1A–1B illustrate a conventional lead frame package **10**. The lead frame includes a semiconductor die pad **14** and multiple leads **16** arranged about the periphery of the lead frame **10**. A conventional method for producing the leadless semiconductor chip package shown in Figs. 1A–1B comprises the steps of: (1) attaching a semiconductor chip **12**
5 onto the die pad **14** of a lead frame **10**, wherein the lead frame **10** comprises a plurality of leads **16** arranged about the periphery of the die pad **14**; (2) wire-bonding the leads of the lead frame **10** to bonding pads on the semiconductor chip (shown as wires **18** in Fig. 1b); and (3) forming a package body **20** over the semiconductor chip **12** and the lead frame **10** in a manner that each lead **16** of the lead frame **10** has at least a portion **17** exposed from the
10 bottom of the package body. This conventional lead frame package **10** only supports a single semiconductor chip **12**. The package **10** cannot support any passive components. Thus, the passive components (*e.g.*, resistors and capacitors) are necessarily external to the package **10**.

Summary of the Invention:

The proposed invention resolves many of these issues by providing a lead frame
15 substrate that is adapted to receive discrete passive components and may be placed within a micro lead frame package or directly onto a circuit board, and further providing a method of manufacturing the lead frame.

An aspect of the present invention is to provide a lead frame package that is relatively low in cost, has a relatively simple construction, and integrates a power semiconductor die
20 and passive components within the package. In one embodiment, a micro lead frame substrate ("MLF substrate") that includes a semiconductor die pad electrically coupled to multiple termination pads is mounted on a lead frame. The semiconductor die pad is adapted to receive a power semiconductor die (e.g., a MOSFET), a controller ASIC, a PWM controller, or the like. The termination pads are adapted to receive discrete passive
25 components (*e.g.,* resistors and capacitors) or a bonding wire. All of the semiconductor components are therefore located within the same package.

Another aspect of the present invention is to provide a package in which the MLF substrate may be configured to meet the specific package requirements. In one embodiment, the termination pads within the MLF substrate are linked together by a combination of
30 temporary and permanent connection bars. The temporary connection bars provide rigidity

to the MLF substrate and are eventually removed. The temporary connection bars do not provide an electrical connection between termination pads in the final lead frame package. The permanent connection bars electrically couple the semiconductor die pads and the termination pads together.

5 Yet, another aspect of the present invention is to provide a MLF substrate for a semiconductor package. In one embodiment, the lead frame includes a housing with a center pad and leads around its periphery. The MLF substrate mounts on the center pad of the lead frame and is electrically coupled to the leads. Thus, the lead frame package includes discrete passive components and saves customer board space. In another embodiment, the MLF 10 substrate is mounted directly onto the customer board, so that heat generated by a power semiconductor die is dissipated directly into the customer board. In yet another embodiment, only the semiconductor die pads and the leads of the MLF substrate contact the customer board. The bottom surface of the MLF substrate has a stepped feature whereby the contact pads (*e.g.*, power semiconductor die pads, controller pads, and leads) are thicker than the 15 non-contact portions of the MLF substrate (*e.g.*, permanent connection bars).

Still another aspect of the present invention is to provide a method for manufacturing a lead frame package that includes power semiconductor dice and multiple passive components. In one embodiment, the MLF substrate is stamped out of a single piece of material. Alternatively, the MLF substrate may be formed by an etching or laser 20 manufacturing process. A molding compound is applied to the MLF substrate to support the semiconductor die and termination pads. The temporary connection bars are preferably removed before the semiconductor components are mounted on the MLF substrate. In another embodiment, the temporary connection bars are removed after the semiconductor components are mounted on the MLF substrate. The semiconductor components are 25 mounted onto the MLF substrate by a surface mount technology.

Another aspect of the present invention is to manufacture a lead frame package using the MLF substrate above, including the steps of applying a molding compound over the MLF substrate to provide support for the termination pads, the semiconductor die pads, the temporary connection bars, and the permanent connection bars. Once the molding compound 30 has been applied, the temporary connection bars may be removed. Each power semiconductor die is mounted to a semiconductor die pad and the passive components are

mounted across specific termination pads. After the semiconductor components are mounted and the termination pads and semiconductor dice are wire bonded to leads, a mold material is applied to the MLF substrate to encapsulate the semiconductor components and bonding wires.

5 Brief Description of the Drawings:

FIGS. 1A-1B illustrate a conventional lead frame, according to the prior art;

FIG. 2 is a plan view of an embodiment of the MLF substrate, according to the present invention;

FIG. 3 is a partial plan view of the MLF substrate shown in FIG. 2,

10 FIG. 4 is a partial plan view of the MLF substrate shown in FIG. 2, illustrating the a molding compound material applied to the MLF substrate;

FIG. 5 is a plan view of the MLF substrate shown in FIG. 4, illustrating the MLF substrate after the temporary connection bars have been removed;

FIG. 6 is a plan view of the MLF substrate shown in FIG. 5, illustrating several
15 discrete passive components mounted on the MLF substrate;

FIG. 7 is a plan view of an embodiment of a lead frame package incorporating the MLF substrate;

FIG. 8A-8C illustrate a second embodiment of the MLF substrate, according to the present invention; and

20 FIGS. 9A-9B illustrate a third embodiment of the MLF substrate, according to the present invention.

Detailed Description of the Invention:

Several embodiments of the present invention will now be described with reference to Figs. 2-9. In general, the present invention provides an MLF substrate that allows power
25 semiconductor components, as well as passive components, to be mounted within the same

package. The invention can be applied to, but is not limited to, providing optimum thermal performance within a package that requires multiple or single silicon die combined with single or multiple passive components. The invention may replace existing micro lead frame products that require external passives by placing the external components within the package, and thus reducing space and cost.

Fig. 2 illustrates a lead frame template **100** according to one embodiment of the present invention. The lead frame template **100** is preferably manufactured from a single sheet of thermally and electrically conductive material **101**. Copper (Cu), a Cu-based alloy, iron-nickel (Fe--Ni), a Fe--Ni-based ally, or the like is preferably used as the material for the lead frame template **101**. It is within the scope and spirit of the present invention for the lead frame template **100** to comprise other materials. The single sheet of material **101** preferably has a surface material finish appropriate for soldering or applying other electrically and thermally conductive adhesion materials (*e.g.*, conductive epoxy).

In this embodiment, four MLF substrates **102** have been formed into the single sheet of material **101**. The lead frame template **100** may include more than or fewer than four MLF substrates **102**. By way of example only, each MLF substrate **102** may be created through a stamping, etching, milling or laser manufacturing process. Each MLF substrate **102** is preferably attached to the single sheet of material **101** by more than one temporary connection bar **104**. The temporary connection bars **104** secure the MLF substrate **102** in place with respect to the single sheet of material **101**. As will be described later, the temporary connection bars **104** are eventually removed from each MLF substrate **102** and are not intended to provide an electrical connection between the semiconductor components in the final package.

The configuration of each MLF substrate **102** may vary. The number of semiconductor components that will be mounted on an MLF substrate **102** is dictated by the design requirements of the semiconductor package. Fig. 2 illustrates one embodiment of a MLF substrate **102**. In this embodiment, the MLF substrate **102** includes semiconductor die pads **106a, 106b, 106c**, termination pads **108**, temporary connection bars **104**, and permanent connection bars **110**. The termination pads **108** shown in Fig. 2 are substantially rectangular in shape. It is within the scope and spirit of the invention for the termination pads **108** to comprise other shapes, such as, but no limited to oval, square, or circular.

In general, the design or layout of each MLF substrate **102** may be predetermined to meet the specific electrical requirements of the semiconductor package. For example, if each MLF substrate **102** is stamped out of the sheet of material **101**, the stamping die may be configured to produce the exact number of semiconductor die pads **106** and termination pads **108** required for the semiconductor package. A strip of the material **101** is left between each MLF substrate **102** so that multiple MLF substrates **102** may be transported by a single sheet.

The termination pads **108** form a pattern or matrix within the MLF substrate **102**. As discussed above, the pattern or matrix of termination pads **108** may vary greatly. The termination pads **108** generally provide two functions: (1) to provide a mounting surface for passive components (*e.g.*, resistors **R1**, **R2**, **R3**, **R4** shown in Fig. 6); and (2) to provide a mounting surface for bonding wires **240**. Regardless of the pattern, the termination pads **108** are linked together by at least one temporary connection bar **104** and/or at least one permanent connection bar **110**. A termination pad **108** may be linked to an adjacent termination pad **108** by more than one temporary connection bar **104** and/or more than one permanent connection bar **110**. Initially, the temporary connection bars **104** and the permanent connection bars **110** provide rigidity to the MLF substrate **102**.

Fig. 3 illustrates the connections between termination pads **108** in more detail. In general, adjacent termination pads **108** may be linked together in one of two ways: (1) the adjacent termination pads **108** are linked by a temporary connection bar **104** (e.g., termination pads **108a** and **108g**); or (2) the adjacent termination pads **108** are linked by a permanent connection bar **110** (e.g., termination pads **108g** and **108h**). More than one temporary connection bar **104** and/or permanent connection bar **110** may extend from a termination pad **108**.

The portion of the MLF substrate **102** shown in Fig. 3 includes twelve termination pads **108a-108l**. The connections between several of the termination pads **108** will now be described to provide examples of how the termination pads **108** may be linked together. The termination pad **108a** has four temporary connection bars **104** and one permanent connection bar **110** extending from it. One temporary connection bar **104** links the termination pad **108a** with the termination pad **108b**. A second temporary connection bar **104** links the termination pad **108a** to the termination pad **108g**. The third and fourth temporary connection bars **104** link the termination pad **108a** to a permanent connection bar **110** that is adjacent to the

termination pad **108a**. The permanent connection bar **110** links the termination pad **108a** with the termination pad **108i**. The four temporary connection bars **104** fix the termination pad **108a** in place with respect to the surrounding elements of the MLF substrate **102** (*e.g.*, termination pads **108, 108g**) and create an electrical connection between the same elements.

5 The termination pad **108f** illustrates that a termination pad **108** may be linked by fewer connection bars. The termination pad **108f** is linked to the termination pad **108e** by a permanent connection bar **110** and is linked to the termination pad **108l** by a temporary connection bar **104**. The permanent connection bar **110** and temporary connection bar **104** fix the termination pad **108e** in place. In general, adjacent termination pads **108** are 10 connected together by a single connection bar. It is within the scope and spirit of the present invention to link adjacent termination pads together by more than one connection bar.

Adjacent termination pads **108** may be linked together by all temporary connection bars **104** or all permanent connection bars **110**. For example, the termination pad **108l** is linked to adjacent termination pads by four temporary connection bars **104**. Alternatively, 15 the termination pad **108e** is linked to adjacent termination pads only by permanent connection bars **110**. Each temporary connection bar **104** is shown as having a different shape than the permanent connection bars **110** simply to illustrate which connection bars are temporary and which connection bars are permanent. It is within the spirit and scope of the present invention for the temporary and permanent connection bars **104, 110** to have the 20 same shape or have a shape other than that shown in Fig. 3.

Fig. 4 illustrates a molding compound **112** applied to the MLF substrate **102**. The molding compound **112** fixes each components within the MLF substrate **102** (*e.g.*, termination pads **108**, semiconductor die pads **106**, and connection bars **104, 110**) in the molding compound **112**. In a preferred embodiment, the molding compound **112** fills in the 25 empty spaces or gaps throughout the MLF substrate **102**. The gaps in the MLF substrate **102** are defined by the areas in which a semiconductor die pad **106**, a termination pad **108**, or the connection bars **104, 110** are not located within the MLF substrate **102**. The molding compound **112** provides additional rigidity to the MLF substrate **102** in addition to the permanent connection bars **110** and the temporary connection bars **104**. The molding 30 compound **112** is preferably an epoxy-resin or another electrically insulating material.

The molding compound **112**, when applied to the MLF substrate **102**, preferably does not cover the top or bottom surface of the semiconductor die pads **106** or the termination pads **108**, since they provide mounting surfaces for the semiconductor dice and passive components. The molding compound **112** is therefore preferably thinner than the sheet of material **101**. If the molding compound **112** initially covers a semiconductor die pad **106** or a termination pad **108**, the surface of the pad may be milled or etched to remove the molding compound **112**. In a preferred embodiment, the temporary connection bars **104** and permanent connection bars **110** are not covered by the molding compound **112** either. However, it is within the spirit and scope of the present invention to cover the temporary and permanent connection bars **104, 110** with the molding compound **112**.

Fig. 5 illustrates that the temporary connection bars **104** are preferably removed from the MLF substrate **102**, after the molding compound **112** has been applied. Thus, the components of the MLF substrate **102** (*e.g.*, the termination pads **108**, the permanent connection bars **110**, and semiconductor die pads **106**) are held in place primarily by the molding compound **112**. As shown in Fig. 5, a termination pad **108**, if linked to an adjacent termination pad **108** at all, is linked only by a permanent connection bar **110**. The remaining permanent connection bar **110** provides an electrical connection between the linked termination pads **108**. For example, the termination pad **108a** initially had four temporary connection bars **104** and one permanent connection bar **110** extending from it when the MLF substrate **102** was initially formed (see Figs. 2-3). Once the temporary connection bars **104** are removed, the termination pad **108a** is only linked to the termination pad **108i** by a single permanent connection bar **110**.

The temporary connection bars **104** may be removed at later stages of the manufacturing process. The temporary connection bars **104** simply must be removed prior to electrical testing of the package. Otherwise, the temporary connection bars **104** will provide unwanted electrical connections between termination pads **108**. In an alternative embodiment, the temporary connection bars **104** are removed through a back etching process after the semiconductor components are mounted on the MLF substrate **102** (discussed later).

An adhesive tape (not shown), preferably made of epoxy resin, polyamide resin, polyester resin or the like, may be attached to the bottom surface of the MLF substrate **102** to further stabilize the MLF substrate **102**. Adhesive tape is known to persons skilled in the art

and does not require further disclosure. If an adhesive tape is applied to the MLF substrate **102**, it is preferably applied to the MLF substrate **102** prior to mounting the semiconductor components on the MLF substrate **102**.

After the tape is applied to the bottom surface (see Fig. 8B) of the MLF substrate **102**, 5 the semiconductor elements are mounted to the top side (see Fig. 8B) of the MLF substrate **102**. There are many methods known within the art for mounting semiconductor components within a package. By way of example only, the MLF substrate **102** may be screen-printed with a solder paste in a pattern that corresponds to the pattern of the passive components that will be mounted on the termination pads **108**. Each passive component is then positioned on 10 a corresponding pair of termination pads **108** and the solder is reflowed using conventional surface mount technology. Alternatively, the mounting surfaces of the passive components may be printed with solder paste and then mounted on the pair of termination pads **108**. Other methods for mounting semiconductor components are known within the art and do not require further disclosure.

15 Fig. 6 illustrates one embodiment of the MLF substrate **102** with passive components disposed between several of the termination pads **108**. In this embodiment, the resistors **R1**, **R2**, **R3**, **R4** are disposed between several of the termination pads **108**. Each resistor is electrically connected by its leads on a termination pad **108**. For example, the resistor **R1** is connected by its lead **E1** to the termination pad **108a** and is connected to the termination pad 20 **108g** by its lead **E2**. Similarly, the resistor **R2** is connected by its lead **E1** to the termination pad **108h** and is connected to the termination pad **108i** by its lead **E2**.

As previously discussed, the termination pads **108a** and **108i** and the termination pads **108g** and **108h** are each electrically coupled together by a permanent connection bar **110**. The resistor **R1** electrically couples the termination pads **108a** and **108g** together. The 25 resistor **R2** electrically couples the termination pads **108h** and **108i** together. The resistors **R1** and **R2** are thus electrically coupled together. The resistors **R3** and **R4** are similarly electrically coupled together.

In this embodiment, passive components are not mounted on the termination pads **108b, 108c, 108f, 108l**. Thus, the termination pads **108b, 108c, 108f, 108l** provide mounting 30 surfaces for bonding wires. Bonding wires **240**, such as a gold wires, are connected between

each termination pad **108b**, **108c**, **108f**, and **108l** and an external lead **232** (*see* Fig. 7) of the semiconductor package **200** using a conventional wire-bonding process.

Each semiconductor die pad **106** is adapted to receive a power semiconductor die **210** (*e.g.*, a MOSFET or a controller device **212** (*e.g.*, a PWM controller, a controller ASIC, etc.). 5 The power semiconductor dice **210** and controller devices **212** may be mounted on each semiconductor die pad **106** prior to or after the passive components (*e.g.*, **R1-R4**) are mounted on the MLF substrate **102**. As shown in Fig. 7, the MLF substrate **102** includes two power semiconductor dice **210** – one mounted on the semiconductor die pad **106b** and one mounted on the semiconductor die pad **106c**. A controller device **212** is mounted on the 10 semiconductor die pad **106a**. Each power semiconductor die **210** includes bonding pads (not shown). Bonding wires **240** electrically connect the bonding pads of the power semiconductor die **210** to the leads **232** of the lead frame **230**. The embodiment shown in Fig. 7 is merely illustrative. The configuration of the semiconductor package **200** may vary according to the performance requirements of the package.

15 The top surface of the MLF substrate **102** is sealed with a molding material after the passive components, the power semiconductor dice **210**, and the controller devices **212** are mounted on the MLF substrate **102** and the wire bonding is complete. After the molding material is cured, the adhesive tape is removed from the bottom surface of the MLF substrate **102**.

20 As previously discussed, the temporary connection bars **104** do not have to be removed from the MLF substrate **102** immediately after the molding compound **112** is applied to the MLF substrate **102**. The temporary connection bars **104** may remain within the MLF substrate **102** through all of the manufacturing steps discussed above. In an alternative embodiment, the temporary connection bars **104** are removed after the adhesive 25 tape is removed from the MLF substrate **102**. A back etching process is performed after the tape is removed to remove the temporary connection bars **104** from the MLF substrate **102**. The back etching process creates holes in the molding material **112** where the temporary connection bars **104** were removed. The holes are preferably filled in by applying additional molding compound to the back side of the MLF substrate **102**.

Fig. 7 illustrates a lead frame package **200** that incorporates the MLF substrate **102.** The lead frame package **200** includes a housing **230** that has leads **232** about its periphery. The sheet of material **101** is eventually divided into single units – each unit including a single MLF substrate **102.** This process is commonly known within the industry as singulation. Each unit is then mounted on the housing **230.** The lead frame package **200** is preferably encapsulated in a package body in a manner such that the bottom surface of each lead **232** has at least a portion exposed from the bottom of the package body for making an external electrical connection. The molding material has been removed to illustrate the interior of the lead frame package **200.**

The lead frame package **200** shown in Fig. 7 comprises two power semiconductor dice **210.** Each semiconductor die **210** may be attached to the semiconductor die pad **106** by an adhesive such as silver paste and the silver paste is cured after die attach. The active surface of each semiconductor die **210** includes a plurality of bonding pads (not shown). Each bonding pad is electrically connected to a lead **232** by a bonding wire **240.** The termination pads **108** that do not have a passive component mounted to it provide a mounting surface for the bond wires **240.** Several of the termination pads **108** are shown as electrically connected to a lead **232** by a bonding wire **240.** The configuration of the lead frame package **200** shown in Fig. 7 may vary and is not intended to limit the scope of the present invention. The package **200** includes power semiconductor components and passive components may then be mounted onto the customer's circuit board.

Figs. 8A-8C illustrate yet another embodiment of an MLF substrate. In this embodiment, the MLF substrate **302** mounts directly onto the customer's circuit board. The configuration of the MLF substrate **302** is substantially similar to the MLF substrate **102** shown previously in Figs. 2-6. Components within the MLF substrate **302** that are similar to the MLF substrate **102** (*e.g.*, termination pads **108,** permanent connection bars **110,** etc.) retain the same reference numeral.

The MLF substrate **302** comprises a unitary construction from the sheet of material **301** similar to the MLF substrate **102.** Regardless of the manufacturing process, each MLF substrate **302** shown in Fig. 8A includes an outer frame **304** that connects the MLF substrate **302** to the single sheet of material **301** (*see* Fig. 9A). The outer frame **304** comprises permanent leads **303** and temporary leads **305.** The temporary leads **305** fix the MLF

substrate **302** and similar to the temporary connection bars **104**, are eventually removed from the MLF substrate **302** before the MLF substrate **302** is electrically tested. The temporary connection bars **104** and the temporary leads **305** may be removed simultaneously or at different stages of the manufacturing process. As shown in Fig. 8A and 8C, the
5 semiconductor dice **210** and the termination pads **108** electrically couple directly to the permanent leads **303** via at least one bonding wire **240**.

Removing the temporary leads **305** from the MLF substrate **302**, in effect, transforms the MLF substrate **302** into a leadless package (*see* Fig. 8C). The MLF substrate **302** may therefore mount directly on the customer's circuit board. As previously discussed above, the
10 molding material **112** fills in the gaps of the MLF substrate and does not cover the bottom surface of the semiconductor dies pads **106** or the bottom surface of the terminations pads **108**. In this embodiment, the MLF substrate **302** has a substantially uniform thickness, shown as **h** in Fig. 8B. Thus, the entire bottom surface **310** of MLF substrate **302** contacts the circuit board. One advantage of the MLF substrate **302** is that the heat dissipated from
15 each power semiconductor die **210** is transferred directly from its bottom surface, through the semiconductor die pad **106**, and onto the customer's circuit board – providing low thermal resistance. A drawback, however, is that the non-conductive portions of the MLF substrate **302** (*e.g.*, molding compound **112**) also contact the circuit board. A conventional practice within the industry is to run tracks or traces along the top surface of the circuit board, which,
20 in this embodiment, is located under the MLF substrate **302**. The entire bottom surface **310** of the MLF substrate **302** contacts the circuit board, when the MLF substrate is mounted on the circuit board with no space between the bottom surface **310** of the MLF substrate **302** and the top surface of the circuit board, a customer cannot run traces along the top surface of the circuit board.

25 Figs. 9A-9B illustrate still another embodiment of the MLF substrate **302**. In this embodiment, the bottom surface **310** of the MLF substrate **310** has a stepped feature to allow a customer to run traces along the top surface of the circuit board. Fig. 9A illustrates four MLF substrates **302** formed into a single sheet of material **301**. The lead frame template **300** may include more than or fewer than four MLF substrates **302**. By way of example only,
30 each MLF substrate **302** may be created through a stamping, etching, milling or laser manufacturing process.

Regardless of the manufacturing process, each MLF substrate **302** shown in Fig. 9A is connected to the single sheet of material **301** by the permanent leads **303** and the temporary leads **305**. In contrast to the MLF substrate **302** shown in Figs. 8A-8C, the MLF substrate shown in Fig. 9B has a stepped feature on the bottom or contact surface **312**. In this embodiment, only the pads that are required to operate the package (*e.g.*, permanent leads **303** and semiconductor die pads **106**) contact the circuit board when the MLF substrate **302** is mounted on the circuit board. The stepped feature of the MLF substrate **302** is preferably formed when the MLF substrate **302** is initially created. As shown in Fig. 9B, the bottom surface **312** of the MLF substrate **302** provides the semiconductor die pads **106** permanent leads **103** that extends out further than the molding material **112**. When the MLF substrate **302** is mounted on the circuit board, gaps **314**, are created between leads **303**, that traces can be run between. The gaps **314** also provide advantages to cleaning the circuit board. For example, the raised bottom surface of the MLF substrate **302** allows cleaning of the circuit board with standard cleaning equipment while minimizing the potential for trapping water, flux, etc. under the MLF substrate **302**, which will lead to electro migration and the like.

One aspect of the invention provides a lead frame substrate, comprising:

a plurality of connection bars;

a semiconductor die pad being adapted to receive a semiconductor die;

a plurality of termination pads being linked together and to said semiconductor die pad by said plurality of connection bars, each one of said plurality of termination pads being adapted to receive a passive component and a bonding wire; and

a molding compound fixing said semiconductor die pad, said plurality of termination pads, and said plurality of connection bars together.

Another aspect of the invention provides a lead frame package, comprising:

a housing having a central portion and a plurality of leads located around a periphery of said housing; and

a lead frame substrate mounted on said central portion, said lead frame substrate being electrically coupled to at least one of said plurality of leads and including:

a plurality of connection bars;

a semiconductor die pad being adapted to receive a semiconductor die;

a plurality of termination pads, each one of said plurality of termination pads being adapted to receive a passive component and a bonding wire, said plurality of termination pads being linked together and to said semiconductor die pad by said plurality of connection bars; and

5 a molding compound fixing said semiconductor die pad, said plurality of termination pads, and said plurality of connection bars together.

A further aspect of the invention provides a lead frame package, comprising:

a housing having a central portion and a plurality of leads located around a

10 periphery of said housing;

a lead frame substrate mounted on said central portion, said lead frame substrate being electrically coupled to at least one of said plurality of leads and including:

a plurality of semiconductor die pads, each one of said plurality of semiconductor dies pads being adapted to receive a semiconductor die;

15 a plurality of termination pads, each one of said plurality of termination pads being adapted to receive a passive component and a bonding wire,

a plurality of connection bars linking together said plurality of termination pads and said semiconductor die pad; and

a molding compound applied to said lead frame substrate, said molding compound

20 fixing said plurality of semiconductor die pads, said plurality of termination pads, and said plurality of connection bars together.

Another aspect of the inventions provides a lead frame substrate for mounting onto a circuit board, comprising:

25 a plurality of leads located about a periphery of the lead frame substrate;

a plurality of connection bars;

a plurality of semiconductor die pads, each one of said plurality of semiconductor die pads being adapted to receive a semiconductor die;

a plurality of termination pads, each one of said plurality of termination pads

30 being adapted to receive a passive component and a bonding wire, said plurality of termination pads being linked together and to said plurality of semiconductor die pads by said plurality of connection bars; and

a molding compound fixing said plurality of semiconductor die pads, said plurality of termination pads, said plurality of connection bars, and said plurality of leads together.

5 A further aspect of the invention provides a lead frame package, comprising:

a circuit board having a top surface including electrically conductive and electrically non-conductive portions; and

a lead frame substrate mounted on said top surface of said circuit board, including:

10 a plurality of leads located about a periphery of said lead frame substrate;

a plurality of connection bars;

a semiconductor die pad being adapted to receive a semiconductor die;

a plurality of termination pads, each one of said plurality of 15 termination pads being adapted to receive a passive component and a bonding wire, said plurality of termination pads being linked together and to said semiconductor die pad by said plurality of connection bars; and

a molding compound fixing said semiconductor die pad, said plurality of termination pads, said plurality of connection bars, and said plurality of leads 20 together.

Another aspect of the invention provides a method for manufacturing a lead frame substrate, the lead frame substrate being configured to receive semiconductor dice and discrete passive components, the method comprising the steps of:

25 (a) forming a lead frame substrate in a sheet of conductive material, the lead frame substrate including at least one semiconductor die pad, a plurality of termination pads, and a plurality of temporary and permanent connection bars that link the semiconductor die pads and plurality of termination pads together;

(b) applying a molding compound to the lead frame substrate formed in 30 said step (a), the molding compound fixing the semiconductor die pads, the plurality of termination pads, and the plurality of temporary and permanent connection bars together; and

(c) removing the plurality of temporary connection bars from the lead frame substrate.

A further aspect of the invention provides a method for mounting semiconductor components on a lead frame substrate, comprising the steps of:

(a) forming a plurality of lead frame substrates into a sheet of conductive material, each one of the plurality of lead frame substrates includes at least one semiconductor die pad and a plurality of termination pads linked together by a plurality of temporary connection bars and a plurality of permanent connection bars;

(b) applying a molding compound to each one of the plurality of lead frame substrates formed in said step (a);

(c) removing the plurality of temporary connection bars from each lead frame substrate;

(d) applying adhesive tape to the back side of each lead frame substrate;

(e) mounting discrete passive components on the termination pads;

(f) mounting a semiconductor die on each semiconductor die pad;

(g) producing bonding connections; and

(h) applying a packaging material over each lead frame substrate formed in said step (a), the packaging material encasing the discrete passive components mounted in said step (e), the semiconductor dice mounted in said step (f), and the bonding connections produced in said step (g).

Another aspect of the invention provides a method for mounting semiconductor components on a lead frame substrate, comprising the steps of:

(a) forming a plurality of lead frame substrates into a sheet of material, each one of the plurality of lead frame substrates including at least one semiconductor die pad and a plurality of termination pads, the semiconductor die pad and the plurality of termination pads being linked together by a plurality of temporary connection bars and a plurality of permanent connection bars;

(b) applying a molding compound to each one of the plurality of lead frames substrates formed in said step (a);

(c) applying adhesive tape to the backside of each lead frame substrate;

(d) mounting discrete passive components on the termination pads;

(e) mounting a semiconductor die on each semiconductor die pad;

(f) producing bonding connections;

(g) applying a packaging material over each lead frame substrate formed in said step (a), the packaging material encasing the discrete passive components mounted in said step (e), the semiconductor dice mounted in said step (f), and the bonding connections produced in said step (g);

(h) removing the adhesive tape that was applied in said step (c); and

(i) applying an etching process to the backside of each lead frame substrate to remove the plurality of temporary connection bars.

A further aspect of the invention provides a method for manufacturing a lead frame substrate, the lead frame substrate being configured to receive semiconductor dice and discrete passive components, the method comprising the steps of:

(a) forming a lead frame substrate in a sheet of material, the lead frame substrate including at least one semiconductor die pad, a plurality of termination pads, a plurality of temporary and permanent connection bars that link the semiconductor die pads and plurality of termination pads together, and a plurality of permanent and temporary leads;

(b) applying a molding compound to the lead frame substrate formed in said step (a), the molding compound fixing the semiconductor die pads, the plurality of termination pads, the plurality of temporary and permanent connection bars, and the plurality of permanent and temporary leads together; and

(c) removing the plurality of temporary connection bars and temporary leads from the lead frame substrate.

The foregoing description of preferred embodiments of the present invention has been provided for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to precise forms disclosed. Obviously, many modifications and variations will be apparent to practitioners skilled in the art. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, thereby enabling others skilled in the art to understand the invention for various embodiment and with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the following claims and their equivalents.

Claims

1. A lead frame substrate, comprising:

a plurality of connection bars;

5 a semiconductor die pad being adapted to receive a semiconductor die;

a plurality of termination pads being linked together and to said semiconductor die pad by said plurality of connection bars, each one of said plurality of termination pads being configured to receive a passive component and a bonding wire; and

a molding compound fixing said semiconductor die pad, said plurality of 10 termination pads, and said plurality of connection bars of said lead frame substrate together.

2. The lead frame substrate according to claim 1, wherein said semiconductor die pad, said plurality of termination pads, and said plurality of connection bars have a unitary construction from a common piece of material.

15

3. The lead frame substrate according to claim 1 or claim 2, wherein said semiconductor die pad, said plurality of termination pads, and said plurality of connection bars comprise a thermally and electrically conductive material.

20 4. The lead frame substrate according to any one of the preceding claims, wherein said thermally and electrically conductive material comprises copper.

5. The lead frame substrate according to any one of the preceding claims, wherein said semiconductor die pad, said plurality of termination pads, and said plurality of connection 25 bars include a top and bottom surface.

6. The lead frame substrate according to claim 5, wherein said molding compound leaves said top and bottom surfaces uncovered.

30 7. The lead frame substrate according to any one of the preceding claims, further comprising a plurality of leads located around a periphery of the lead frame substrate.

8. The lead frame substrate according to claim 7, wherein said molding compound fixes said plurality of leads in said molding compound.

9. The lead frame substrate according to any one of the preceding claims, wherein said plurality of connection bars electrically couple said semiconductor die pad to said plurality of termination pads.

10. The lead frame substrate according to any one of the preceding claims, wherein said plurality of connection bars electrically couples said plurality of termination pads together.

11. The lead frame substrate according to any one of the preceding claims, wherein said plurality of connection bars comprises permanent connection bars and temporary connection bars.

12. The lead frame substrate according to claim 11, wherein said temporary connection bars fix said plurality of termination pads in position relative to each other.

13. The lead frame substrate according to claim 11 or claim 12, wherein said temporary connection bars are removed from the lead frame substrate prior to mounting the lead frame substrate on a lead frame.

14. The lead frame substrate according to any one of the preceding claims, wherein the lead frame substrate comprises a substantially uniform thickness.

15. The lead frame substrate according to any one of the preceding claims, wherein the lead frame substrate is configured for being mounted to a circuit board.

16. The lead frame substrate according to claim 15, wherein only said semiconductor die pad and said plurality of leads contact the circuit board when the lead frame substrate is mounted on the circuit board.

17. The lead frame substrate of any one of claims 1 to 16, the lead frame substrate comprising a plurality of semiconductor die pads, each one of said plurality of semiconductor die pads being adapted to receive a semiconductor die, wherein said plurality of termination pads are being linked together and to said plurality of semiconductor die pads by said plurality of connection bars and said molding compound fixes said plurality of semiconductor die pads, said plurality of termination pads, said plurality of connection bars, and said plurality of leads of said lead frame substrate together.

18. The lead frame substrate according to claim 17, wherein only said plurality of semiconductor die pads and said plurality of leads contact the circuit board when the lead frame substrate is mounted on the circuit board.

19. The lead frame substrate according to claim 17 or claim 18, wherein said plurality of connection bars electrically couple said plurality of semiconductor die pads to said plurality of terminations pads.

20. The lead frame substrate according to any one of claims 17 to 19, wherein said frame, said plurality of connection bars, said plurality of semiconductor die pads, and said plurality of termination pads have a unitary construction from a common piece of conductive material.

21. A lead frame package, comprising:

a housing having a central portion and a plurality of leads located around a periphery of said housing; and

a lead frame substrate according to any one of claims 1 to 16 mounted on said central portion, said lead frame substrate being electrically coupled to at least one of said plurality of leads.

22. The lead frame package according to claim 21, wherein said temporary connection bars are removed from said lead frame substrate prior to mounting said lead frame substrate on said central portion.

23. The lead frame package according to claim 21 or claim 22, further comprising a packaging material, said packaging material encapsulates said top surface of each one of said plurality of connections bars, of said semiconductor die pad, of each one of said plurality of termination pads, and said molding compound.

5

24. A lead frame package, comprising:

a housing having a central portion and a plurality of leads located around a periphery of said housing;

a lead frame substrate according to any one of claims 17 to 20 mounted on
10 said central portion, said lead frame substrate being electrically coupled to at least one of said plurality of leads.

25. The lead frame package according to any one of claims 21 to 24, wherein said housing comprises a plastic material.

15

26. A lead frame package, comprising:

a circuit board having a top surface including electrically conductive and electrically non-conductive portions; and

a lead frame substrate according to any one of claims 1 to 20 mounted on said top
20 surface of said circuit board.

27. The lead frame package according to claim 26, wherein a plurality of leads of said lead frame substrate and said semiconductor die pad of said lead frame substrate are electrically coupled to said conductive portions of said circuit board.

25

28. A method for manufacturing a lead frame substrate, the lead frame substrate being configured to receive semiconductor dice and discrete passive components, the method comprising the steps of:

(a) forming a lead frame substrate in a sheet of conductive material, the
30 lead frame substrate including at least one semiconductor die pad, a plurality of termination pads, and a plurality of temporary and permanent connection bars that link the semiconductor die pads and plurality of termination pads together;

(b) applying a molding compound to the lead frame substrate formed in said step (a); and

(c) removing the plurality of temporary connection bars from the lead frame substrate.

5

29. The method according to claim 28, wherein:

step (a) comprises forming a plurality of lead frame substrates into a sheet of conductive material, each one of the plurality of lead frame substrates includes at least one semiconductor die pad and a plurality of termination pads linked together by a plurality of

10 temporary connection bars and a plurality of permanent connection bars;

step (b) comprises applying a molding compound to each one of the plurality of lead frame substrates formed in said step (a); and

step (c) comprises removing the plurality of temporary connection bars from each lead frame substrate.

15

30. The method according to claim 29 further comprising, after step (c) the further steps of:

(d) applying adhesive tape to the back side of each lead frame substrate;

(e) mounting discrete passive components on the termination pads;

20 (f) mounting a semiconductor die on each semiconductor die pad;

(g) producing bonding connections; and

(h) applying a packaging material over each lead frame substrate formed in said step (a), the packaging material encasing the discrete passive components mounted in said step (e), the semiconductor die mounted in said step (f), and the bonding connections

25 produced in said step (g).

31. The method according to claim 30, further comprising:

(i) separating the sheet of material into individual units, each one of the individual units containing a lead frame substrate.

30

32. The method according to any one of claims 28 to 31, wherein applying the molding compound in said step (b) further comprises fixing the at least one semiconductor die pad,

the plurality of termination pads, the plurality of temporary connection bars, and the plurality of permanent connection bars in the molding compound.

33. The method according to any one of claims 28 to 32, wherein forming the or each lead frame substrate in said step (a) is accomplished by a stamping process.

34. The method according to any one of claims 28 to 32, wherein forming the or each lead frame substrate in said step (a) is accomplished by an etching process.

35. The method according to any one of claims 28 to 34, wherein removing the plurality of temporary connection bars in said step (c) is accomplished by a stamping process.

36. The method according to any one of claims 28 to 34, wherein removing the plurality of temporary connection bars in said step (c) is accomplished by an etching process.

37. The method according to any one of claims 28 to 34, wherein removing the plurality of temporary connection bars in said step (c) is accomplished by a laser cutting process.

38. The method according to any one of claims 28 to 34, wherein removing the plurality of temporary connection bars in said step (c) is accomplished by a milling process.

39. The method according to claim 28, comprising, between steps (b) and (c) the further steps of:

(i) applying adhesive tape to the backside of each lead frame substrate;

(ii) mounting discrete passive components on the termination pads;

(iii) mounting a semiconductor die on each semiconductor die pad;

(iv) producing bonding connections;

(v) applying a packaging material over each lead frame substrate formed in said step (a), the packaging material encasing the discrete passive components mounted in said step (ii), the semiconductor dice mounted in said step (iii), and the bonding connections produced in said step (iv); and

(vi) removing the adhesive tape that was applied in said step (i); and

wherein step (c) comprises applying an etching process to the backside of each lead frame substrate to remove the plurality of temporary connection bars.

40. The method of any of claims 28 to 39, wherein:

5 step (a) comprises forming a lead frame substrate in a sheet of material, wherein the lead frame substrate includes at least one semiconductor die pad, a plurality of termination pads, a plurality of temporary and permanent connection bars that link the semiconductor die pads and plurality of termination pads together, and a plurality of permanent and temporary leads;

10 step (b) comprises applying a molding compound to the lead frame substrate formed in said step (a), the molding compound fixing the semiconductor die pads, the plurality of termination pads, the plurality of temporary and permanent connection bars, and the plurality of permanent and temporary leads together; and

step (c) comprises removing the plurality of temporary connection bars and 15 temporary leads from the lead frame substrate.

41. The method according to claim 40, wherein forming the lead frame substrate in said step (a) creates semiconductor die pads and permanent leads that are thicker than the termination pads, the temporary connection bars, and the temporary leads.

20

42. The method according to claim 40 or claim 41, wherein the plurality of permanent and temporary leads are located about a periphery of the lead frame substrate formed in said step (a).



FIG. 1A
(Prior Art)



FIG. 1B
(Prior Art)



FIG. 2



FIG. 3



FIG. 4



FIG. 5



FIG. 6



FIG. 7



FIG. 8A



FIG. 8B



FIG. 8C



FIG. 9A



FIG. 9B

INTERNATIONAL SEARCH REPORT

International Application No
T/GB2004/002440

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L23/495 H01L21/68 H01L21/56 H01L23/31

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 3 810 300 A (HULMES H ET AL) 14 May 1974 (1974-05-14)	1-5, 7-15,17, 19-29, 32-38, 40,42
Y	column 1, line 61 - column 3, line 40; figures 1-3	30,31
Y	US 2003/071344 A1 (HAYASHI SHINTARO ET AL) 17 April 2003 (2003-04-17) paragraph '0042! - paragraph '0051!; figures 5A-E	30,31
A	US 2003/076666 A1 (DAECHE FRANK ET AL) 24 April 2003 (2003-04-24) paragraph '0066! - paragraph '0080!; figure 4	1,28

-/--

[X] Further documents are listed in the continuation of box C.

[X] Patent family members are listed in annex.

° Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
16 September 2004	28/09/2004

Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Edmeades, M

INTERNATIONAL SEARCH REPORT

International Application No
PCT/GB2004/002440

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 504 370 A (LIN PENG-CHENG ET AL) 2 April 1996 (1996-04-02) column 2, line 61 - column 4, line 22; figures 1,2	1,28
A	PATENT ABSTRACTS OF JAPAN vol. 2003, no. 07, 3 July 2003 (2003-07-03) -& JP 2003 086756 A (DENSO CORP), 20 March 2003 (2003-03-20) abstract	1-27

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
…T/GB2004/002440

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 3810300	A	14-05-1974	GB	1255073 A	24-11-1971
US 2003071344	A1	17-04-2003	JP	2003124420 A	25-04-2003
			CN	1412842 A	23-04-2003
			TW	575955 B	11-02-2004
US 2003076666	A1	24-04-2003	DE	10148042 A1	30-04-2003
US 5504370	A	02-04-1996	DE	69524724 D1	31-01-2002
			DE	69524724 T2	14-08-2002
			EP	0729646 A1	04-09-1996
			WO	9608842 A1	21-03-1996
JP 2003086756	A	20-03-2003	NONE		