(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
12 February 2004 (12.02.2004)

PCT

(10) International Publication Number
WO 2004/013908 A1

(51) International Patent Classification[7]: H01L 21/768

(21) International Application Number:
PCT/US2003/021282

(22) International Filing Date: 9 July 2003 (09.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/210,995 2 August 2002 (02.08.2002) US

(71) Applicant: **ADVANCED MICRO DEVICES, INC.** [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).

(72) Inventors: **HELLIG, Kay**; Putbuser Weg 12, Apt. 1437, 01109 Dresden (DE). **AMNIPUR, Massud**; 6607 Brodie Lane, Apt. 1437, Austin, TX 78745 (US).

(74) Agent: **DRAKE, Paul, S.**; Advanced Micro Devices, Inc., 5204 East Ben White Boulevard, Mail Stop 562, Austin, TX 78741 (US).

(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report*
— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

WO 2004/013908 A1

(54) Title: METHOD OF MANUFACTURING MULTI-LEVEL CONTACTS BY SIZING OF CONTACT SIZES IN INTEGRATED CIRCUITS

(57) Abstract: A method [600] for forming an integrated circuit includes etching a first opening [228] [338] [402] to a first depth in a dielectric material [322] over a semiconductor device [317] on a first semiconductor substrate [202] and etching a second opening [230] [340] [404] to a second depth in the dielectric material [322] over the first semiconductor substrate [202]. The first and second openings [228] [338] [402] [230] [340] [404] are differently sized to respectively etch to the first and second depths in about the same time due to etch lag. The first and second openings [228] [338] [402] [230] [340] [404] are filled with conductive material.

METHOD OF MANUFACTURING MULTI-LEVEL CONTACTS BY SIZING OF CONTACT SIZES IN INTEGRATED CIRCUITS

BACKGROUND

TECHNICAL FIELD

The present invention relates generally to integrated circuits and more particularly to contacts formed down to active regions under a dielectric layer.

BACKGROUND ART

Integrated circuits are used in most electronic devices such as computers, radios, TV's, cell phones, etc. The hearts of these integrated circuits are semiconductor devices, which can be transistors, diodes, capacitors, etc. The semiconductor devices are generally formed on semiconductor substrates and are covered by insulating, or dielectric, materials.

For example, transistors are formed by implanting spaced-apart source/drain regions into the semiconductor substrate and forming control gates over the semiconductor substrate above the space between the source/drain regions. A dielectric is then deposited over the transistors. Since electrical connections need to be made to the source/drain regions and to the control gates, metal contacts are formed through the dielectric layer to the tops of the control gates and to the surface of the semiconductor substrate. Since the tops of the control gates and the surface of the semiconductor substrate are at different levels in the dielectric layer, the contacts are referred to as multi-level contacts, and more specifically as two-level contacts.

As the electronics industry seeks greater and greater numbers of semiconductor devices on a single integrated circuit, manufacturers seek better methods to shrink the devices by reducing device geometries or the size of features.

One new technology for shrinking device geometries is called "silicon-on-insulator" or SOI technology. SOI technology deals with the formation of semiconductor devices on a layer of semiconductor material which is over an insulating layer in a semiconductor substrate. A common embodiment of the SOI structure is a single active layer of silicon which overlies a layer of silicon dioxide insulator in a substrate silicon.

In the SOI technology, additional contacts are required to the substrate silicon, which is at a level below the tops of the control gates and the surface of the active layer of silicon. Therefore, SOI technology requires multi-level contacts, which are three-level contacts.

In forming multi-level contacts in SOI technology, an etch process is used with contact holes patterned to have the same diameter. The etch through the dielectric layer reaches the shallowest layer or the top of the gate earlier than the active silicon and much before reaching the deeper substrate silicon. Since the duration of the etch process needs to be sufficient to reach the deepest levels, significant over-etch occurs at the shallowest levels. To reduce over-etch, an underlayer or etch stop layer is provided over the gates, the source/drain regions, and the substrate silicon. The underlayer is either an etch stop dielectric layer or gate material (silicon/metal) and substrate silicon (active and/or SOI substrate).

However, immunity or selectivity of the underlayer to the etch is limited. As a result, a considerable portion of the underlayer is removed during long-duration over-etches. The required thickness of the underlayer is determined by the maximum over-etch and the etch rate of the underlayer, which is related to the selectivity. Multi-level contacts require much more over-etch than a single-level contact.

Unfortunately, the thickness of any underlayer is limited by geometric considerations. This is especially true for the CMOS technologies with very high gate densities. Since contacts to the active silicon are often made between two gates, the thickness of the underlayer needs to be less than one-half of the space between the gate sidewall spacers around the gates where the contact will be formed. If the thickness of the underlayer is greater than one-half the space, the underlayer portions of the two gates will "merge" and form an increased thickness of underlayer which will prevent proper etching.

Unfortunately also, if the etch requirement for a given underlayer thickness is above the maximum underlayer thickness allowed by the geometric considerations, then the multi-level contacts cannot be formed with a single etch process. This requires multiple etches and separate patterning for the different level contacts. For example, where two separate patterning steps are required, it will be necessary to mask for the shallow contacts, etch, mask for the deep contacts, and etch. This adds process complexity and cost.

While it is desirable to use a maximum thickness underlayer so as to be able to perform etching with comfortable process margins, this presents a problem. The underlayers usually employed are materials such as silicon nitride and silicon oxynitride, which have

dielectric constants higher than the pre-metal dielectric layers. This results in increased parasitic capacitance in such areas as gate-to-contact, gate-fringing, and gate-to-first metal.

In some SOI technologies, no underlayer is used. In these situations, significant over-etch occurs on the active silicon during the multi-level contact etch and in particular down to the substrate silicon. Since selectivity to silicon is limited, this results in etching into the active silicon. Accurate control of the etching is required to avoid shorting out the source/drain regions. This requires greater process control and increased cost.

SOI technology offers the promises of improved device isolation, reduced region and parasitic capacitance, low power and enhanced performance but these problems prevent realization of the promises

A solution to solve these problems has been long sought but has long eluded those in the art.

DISCLOSURE OF THE INVENTION

The present invention provides a method for forming an integrated circuit including etching a first opening to a first depth in a dielectric material over a semiconductor device on a first semiconductor substrate and etching a second opening to a second depth in the dielectric material over the first semiconductor substrate. The first and second openings are differently sized to respectively etch to the first and second depths in about the same time due to etch lag. The first and second openings are filled with conductive material. This method results in improved device isolation, reduced region and parasitic capacitance, low power requirements, and enhanced performance as well as less process control requirements and reduced manufacturing costs.

Certain embodiments of the invention have other advantages in addition to or in place of those mentioned above. The advantages will become apparent to those skilled in the art from a reading of the following detailed description when taken with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is calibration structure for aspect-ratio dependent etching (ARDE) with an etchable material;

FIG. 2 is a view of a two-level etched contact structure in accordance with the present invention;

FIG. 3 is a view of a three-level etched contact structure in accordance with the present invention;

FIG. 4 is a view of an alternate embodiment of a three-level etched contact structure in accordance with the present invention;

FIG. 5 is a view of a three-level etched contact structure as completed in accordance with the present invention; and

FIG. 6 is a flowchart showing a method for forming an integrated circuit in accordance with the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

During a study of the multi-level contact problem, the inventors discovered that an undesirable phenomenon in the contact etching process could be used beneficially.

A phenomenon called "Aspect-Ratio Dependent Etching" (ARDE) causes different size features in a photoresist to etch at different rates in a dielectric layer. Under some processing conditions, features with smaller openings will etch slower than features having larger openings and under other processing conditions larger openings will etch slower than features having smaller openings.

For example, when using a reactive ion etch (RIE) in a plasma reactor to perform a plasma dry etch, the phenomenon known as "RIE lag" or etch lag will occur, especially if the feature sizes (openings in a photoresist) are below 0.25š. With RIE lag, features with smaller openings etch in a dielectric material slower than features having large openings. This is undesirable because each etch step is generally intended to etch to a single depth regardless of feature size. Currently, those skilled in the art teach that the etch process should be optimized by minimizing RIE lag. When optimizing a plasma dry etch process for minimized RIE lag, usually there is some trade-off, which has to be made, e.g., lower selectivity to etch stopping layers.

The term "horizontal" as used in herein is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of its orientation. The term "vertical" refers to a direction perpendicular to the horizontal as just defined. Terms, such as "on", "above", "below", "side" (as in "sidewall"), "higher", "lower", "over", "under", "shallow", and "deep", are defined with respect to the horizontal plane.

The term "processing" as used herein includes deposition of material or photoresist, patterning, exposure, development, etching, cleaning, and/or removal of the material or photoresist as required in forming a described structure.

Referring now to FIG. 1, therein is shown a calibration structure 100 for Aspect-Ratio Dependent Etching (ARDE). A calibration dielectric material 102 has a photoresist 104 deposited thereon.

The photoresist 104 is processed to form a plurality of features over a range of sizes from a minimum photolithographic diameter to a multiple of this diameter; e.g., the minimum diameter could be 100 nm and the range could extend upwards to a maximum contact diameter of 1,000 nm. For purposes of illustration, first, second, and third openings 106, 108, and 110 are shown having a plurality of dimensions such as respective first, second, and third dimensions 112, 114, and 116. The dimensions of the features are sized such that the first dimension 112 is smaller than the second dimension 114, which is smaller than the third dimension 116; i.e., the third dimension 116 is larger than the second dimension 114, which is larger than the first dimension 112.

The dimensions of the features in the photoresist establish the starting dimensions of the features that will be etched into the calibration dielectric material 102.

In situations where the phenomenon of etch lag occurs, the first, second, and third openings 106, 108, and 110 will form respective first, second, and third features 118, 120, and 122 in the calibration dielectric material 102. During a single etch or a single period of time, the first, second, and third features 118, 120 and 122 will have respective first, second, and third depths 124, 126, and 128. ARDE is generally a non-linear effect. Since the features increase in size from the first dimension 112 to the third dimension 116, the depths increase from the first depth 124 to the third depth 128; i.e., larger features etch faster and reach greater depth during the same time.

While contact openings can be of various configurations, if the features were for cylindrical contact openings, the first, second, and third dimensions 112, 114, and 116 in the photoresist 104 would be diameters for the tops of the contact openings in the calibration dielectric material 102.

In most etch processes, the features taper slightly in size with depth in the calibration dielectric material 102 so the base of the contact holes are smaller in diameter than the tops.

Referring now to FIG. 2, therein is shown a two-level etched contact structure 200 in accordance with the present invention.

A first semiconductor substrate 202 or substrate silicon is implanted with source/drain regions 204 and 206 having a gate dielectric 208 above a space between the source/drain regions 204 and 206. A gate 210 is above the gate dielectric 208 and is surrounded by a gate spacer 212 to form the upper portion of a semiconductor device 213. An underlayer 214 is disposed over the first semiconductor substrate 202 to cover the gate spacer 212 and the gate 210.

A pre-metal dielectric layer 216 is deposited over the underlayer 214 and a photoresist 218 is deposited over the pre-metal dielectric layer 216.

The photoresist 218 has been processed to form first and second openings 220 and 222 having first and second diameters 224 and 226. Using a single etch process for a fixed period of time, a gate contact 228 and a region contact 230 are formed which reach the underlayer 214 at about the same time with no or minimal over-etch into the underlayer 214.

In practice, first, the minimum contact diameter is established; e.g., the first diameter 224 for the gate contact 228. In practice, this value is often determined by the minimum opening that can be reliably resolved in a photoresist by the photolithography process in use. The minimum contact diameter is used for the shallowest level contact.

Second, the etch lag of the etch process is determined using the calibration structure 100 shown in FIG. 1 forming feature openings over a range of sizes from the minimum contact diameter to a multiple of this diameter; e.g., the minimum diameter could be 100 nm and the range could extend upwards to a maximum contact diameter of 1,000 nm.

Third, a timed etch is performed and the depths of the resulting etched openings are measured to calculate the etch lag according to the equation:

$$L = 1 - (D_{min} / D) \qquad \text{(Equation 1)}$$

where:

L = etch lag;

D_{min} = depth of the contact with the minimum diameter;

D = depth of a contact with a different diameter.

The etch lag above is not necessarily linear with diameter and depth.

Fourth, an optimal etch lag is calculated for the different contact depths desired on the final integrated circuit according to the equation:

$L_{Optimal} = 1 - (CD_{Shallow}/CD_{Deep})$ Equation (2)

where:

$L_{Optimal}$ =optimal etch lag;

$CD_{Shallow}$ = shallowest contact depth;

CD_{Deep} = deepest contact depth.

Fifth, using the smallest feature size, the calibration structure 100 is used to select feature opening sizes based on the desired etch depths where the feature etch lag is closest to the optimal etch lag. A diameter is selected to be a diameter that gives an etch lag closest to the optimal etch lag. With such a selection of the contact diameter, the etch process with reach the bottoms of both the shallow and deep contacts at about the same time.

Referring now to FIG. 3, therein is shown a three-level etched contact structure 300 in accordance with the present invention.

A second semiconductor substrate 302 or substrate silicon has an insulator 304 deposited thereon containing first semiconductor substrate 306 or active silicon. The first semiconductor substrate 306 has implanted source/drain regions 308 and 310 implanted therein.

Above and over the source/drain regions 308 and 310 is a gate dielectric 312. Formed over the gate dielectric 312 is a gate 314 having a gate spacer 316 therearound to form the upper portion of a semiconductor device 317. A trench 318 has been etched into the insulator 304 and an underlayer 320 deposited to cover the insulator 304, the first semiconductor substrate 306, the gate spacer 316, and the gate 314.

A pre-metal dielectric layer 322 is deposited over the underlayer 320.

A photoresist 324 is deposited over the pre-metal dielectric layer 322 and processed to form first, second, and third contact openings 326, 328, and 330. The first, second, and third contact openings 326, 328, and 330 have respective first, second, and third diameters 332, 334, and 336. The first diameter 332 is smaller than the second diameter 334 and the second diameter 334 is smaller than the third diameter 336.

The three-level etched contact structure 300 has the optimal etch lag and contact diameter calculated separately for the very deep and the medium deep contact. The resultant contact sizing will allow the etch process for first, second, and third contact openings 338, 340, and 342 to reach the underlayer 320 at about the same time for all three contact depths.

Thus the amount of over-etch required is minimized, which in turn keeps the required underlayer thickness at a minimum.

Referring now to FIG. 4, therein is shown an alternate embodiment of a three-level etched contact structure 400 in accordance with the present invention. Elements, which are the same as in FIG. 3, have the same element numbers.

The three-level etched contact structure 400 has first, second, and third contact openings 402, 404, and 406 having respective first, second, and third diameters 408, 410, and 412. The first diameter 408 and the second diameter 410 have the same diameters. The second diameter 410 is smaller than the third diameter 412. The first and second diameters 408 and 410 are made the same diameter so as to simplify circuit layout and mask generation. At the same time, this may avoid increasing the die size for the integrated circuit.

With the distance between the first and second levels being minimal as compared to the third level, the etch process will proceed until the second contact opening 404 has reached the underlayer 320. At this point, it is to be expected that the first and third contact openings 402 and 406 will slightly over-etch into the underlayer 320 as indicated by first and third over-etches 414 and 416. This slight over-etch would be considered acceptable to obtain the benefits of having the first and second diameters 408 and 410 of the same diameter.

Referring now to FIG. 5, therein is shown a three-level etched contact structure 500 as completed in accordance with the present invention. The same elements, which are shown in FIG. 3, have the same element numbers.

After a selective etch to remove the remaining underlayer 320 from the contact openings 338, 340, and 342, the openings are filled with conductive material to form the first, second, and third contacts 502, 504, and 506. The first, second, and third contacts 502, 504, and 506 are respectively in contact with the gate 314, the first semiconductor substrate 306, and the second semiconductor substrate 302. The first, second, and third contacts 502, 504, and 506 have respective first, second, and third contact diameters 508, 510, and 512.

In various embodiments, the first, second, and third contacts 502, 504, and 506 are of refractory materials such as tantalum (Ta), titanium (Ti), tungsten (W), alloys thereof, and compounds thereof. If the contacts are of highly conductive materials such as copper (Cu), gold (Au), silver (Ag), alloys thereof, and compounds thereof with one or more of the above elements, the previously mentioned refractory materials will surround the highly conductive materials. The pre-metal dielectric layer 322 is of a dielectric material such as silicon oxide (SiO_x), tetraethylorthosilicate (TEOS), borophosphosilicate (BPSG) glass, etc. with dielectric

constants from 4.2 to 3.9 or low dielectric constant dielectric materials such as fluorinated tetraethylorthosilicate (FTEOS), hydrogen silsesquioxane (HSQ), benzocyclobutene (BCB), tetramethylorthosilicate (TMOS), octamethylcyclotetrasiloxane (OMCTS), hexamethyldisiloxane (HMDS), diacetoxyditertiarybutoxysilane (DADBS), etc. with dielectric constants below 3.9. The underlayer 320 (where used) is of a material such as silicon nitride (Si_xN_x) or silicon oxynitride (SiON).

Referring now to FIG. 6, therein is shown a flowchart showing a method 600 for forming an integrated circuit in accordance with the present invention. The method 600 includes: a step 602 of etching a first opening to a first depth in a dielectric material over a semiconductor device on a first semiconductor substrate; a step 604 of etching a second opening to a second depth in the dielectric material over the first semiconductor substrate, the first and second openings differently sized to respectively etch to the first and second depths in about the same time due to etch lag; and a step 606 of filling the first and second contact openings with conductive material.

While the invention has been described in conregion with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the aforegoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations which fall within the spirit and scope of the included claims. All matters hithertofore set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.

THE INVENTION CLAIMED IS:

1. A method [600] for forming an integrated circuit comprising:

etching a first opening [228] [338] [402] to a first depth in a dielectric material [216] [322] over a semiconductor device [213] [317] on a first semiconductor substrate [202];

etching a second opening [230] [340] [404] to a second depth in the dielectric material [216] [322] over the first semiconductor substrate [202], the first and second openings [228] [338] [402] [230] [340] [404] differently sized to respectively etch to the first and second depths in about the same time due to etch lag; and

filling the first and second openings [228] [338] [402] [230] [340] [404] with conductive material.

2. The method [600] as claimed in claim 1 additionally comprising:

depositing an underlayer [214] [320] over the first semiconductor substrate [202] and the semiconductor device [213] [317]; and

wherein:

etching the first and second openings [228] [338] [402] [230] [340] [404] etches to the underlayer [214] [320].

3. The method [600] as claimed in claim 1 additionally comprising:

sizing the second opening [230] [340] [404] to the first opening [228] [338] [402] to be non-linearly related to an etch lag of the second opening [230] [340] [404] to an etch lag of the first opening [228] [338] [402].

4. The method [600] as claimed in claim 1 additionally comprising:

determining etch lags of a plurality of openings by:

etching a plurality of openings in the dielectric material [102] including a calibration opening [118] sized to be the same as the first opening [228] [338] [402],

measuring the plurality of depths from the etching of the plurality of openings, and

calculating a plurality of etch lags being equal to the ratio of the calibration opening [118] depth to the plurality of depths subtracted from one; and

determining an optimal etch lag by:

calculating the ratio of the first depth to the second depth subtracted from one; and

sizing the second opening [230] [340] [404] based on the size of the opening having the closest etch lag to the optimal etch lag.

5. The method [600] as claimed in claim 1 additionally comprising:

etching a third opening [342] [406] to a third depth [128] [128] in the dielectric material [322] over a second semiconductor substrate [202] [302] [306] [202] [302] [306] under the first semiconductor substrate [306], the first, second, and third openings differently sized to respectively etch to the first, second, and third depth [128] [128]s in about the same time; and

filling the third opening [342] [406] with conductive material.

6. The method [600] as claimed in claim 5 additionally comprising:

sizing the third opening [342] [406] to the first opening [228] [338] [402] to be non-linearly related to an etch lag of the third opening [342] [406] to an etch lag of the first opening [228] [338] [402].

7. The method [600] as claimed in claim 5 additionally comprising:

determining etch lags of a plurality of openings by:

etching a plurality of openings in the dielectric material [102] including a calibration opening [118] sized to be the same as the first opening [228] [338] [402],

measuring the plurality of depths, and

calculating a plurality of etch lags being equal to the ratio of the calibration opening [118] depth to the plurality of depths subtracted from one; and

determining a first optimal etch lags by calculating the ratio of the first depth to the second depth subtracted from one;

determining a second optimal etch lags by calculating the ratio of the first depth to the third depth [128] [128] subtracted from one;

sizing the second opening [230] [340] [404] based on the size of the opening having the closest etch lag to the first optimal etch lag; and

sizing the third opening [342] [406] based on the size of the opening having the closest etch lag to the third optimal etch lag.

8. A method [600] for forming an integrated circuit comprising:

etching a first opening [228] [338] [402] to a first depth in a dielectric material [322] over a semiconductor device [317] on a first semiconductor substrate [306];

etching a second opening [230] [340] [404] to a second depth in the dielectric material [322] over the first semiconductor substrate [306];

etching a third opening [342] [406] to a third depth [128] [128] in the dielectric material [322] over a second semiconductor substrate [202] [302] [306] [202] [302] [306] under the first semiconductor substrate [306], the first and second openings [228] [338] [402] [230] [340] [404] sized the same, and the third opening [342] [406] differently sized to respectively etch to the first, second, and third depths in about the same time; and

filling the first, second, and third openings with conductive material.

9. The method [600] as claimed in claim 8 additionally comprising:

depositing an underlayer [214] [320] over the first and second semiconductor substrate [202] [302] [306] and the semiconductor device [317]; and

wherein:

etching the first and third openings etches into the underlayer [214] [320], and

etching the second opening [230] [340] [404] etches to the underlayer [214] [320].

10. The method [600] as claimed in claim 8 additionally comprising:

sizing the third opening [342] [406] to the second opening [230] [340] [404] to be non-linearly related to an etch lag of the third opening [342] [406] to an etch lag of the second opening [230] [340] [404].


100
X
Decoder
108
CELL
ARRAY
104
Y Decoder
110
I/O
106

FIG. 1


300
V
Phase A
Phase B
310
312
310
312
314
314
316
310
T

FIG. 2


400
432
436(1)
438(1)
440(1)
444
450
454
452
432(1)
434(1)
422(1)
442
432(n)
422(n)
430
431
424(1)
428(1)
428(n)
420(1)
426(1)
418
420(n)
416(1)
414(1)
406
402(n)
402(1)
408(1)
410(1)
412(1)
408(n)
401
402

FIG. 3


500
506
504
Phase A
Phase B
V
502
504
504
502
310
310
312
310
312
316
T

FIG. 4


600
606
604
Phase A
Phase B
V
602
310
604
602
314
310
314
316
603
T

FIG. 5

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 03/21282

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L21/768

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
EPO-Internal, INSPEC, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 380 087 B1 (CHOCKALINGAM RAMASAMY ET AL) 30 April 2002 (2002-04-30) column 2, line 51 -column 6, line 51; figures 1-3,7	1,2
A	PATENT ABSTRACTS OF JAPAN vol. 017, no. 480 (E-1425), 31 August 1993 (1993-08-31) & JP 05 121369 A (OKI ELECTRIC IND CO LTD), 18 May 1993 (1993-05-18) abstract	1,2
A	US 6 211 058 B1 (WANG JOHN JIANSHI ET AL) 3 April 2001 (2001-04-03) the whole document	1,2

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

° Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
20 November 2003	02/12/2003

Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016	Boetticher, H

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US 03/21282

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:

2. ☒ Claims Nos.: 4-10
because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
see FURTHER INFORMATION sheet PCT/ISA/210

3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

1. ☐ As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.

2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.

3. ☐ As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:

4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

☐ The additional search fees were accompanied by the applicant's protest.

☐ No protest accompanied the payment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

Continuation of Box I.2

Claims Nos.: 4-10

Figs. 1 to 5 of the drawings do not correspond to "BRIEF DESCRIPTION OF THE DRAWINGS" citing Figs. 1 to 6 and features not found in said Figs. 1 to 5. Since the drawings were useless, complete understanding of the invention was not possible. As far as the invention could be understood, US 6 380 087 B1 shows the method of claim 1, see in Fig. 2B etching of a first opening 34A to a first depth in dielectric material 16, 18, 20, 22 over a device 12 on a semiconductor substrate 10 and etching a second opening 42B to a second depth in said dielectric material over said substrate, the first and second openings differently sized 33B, 43B to etch to the first and second depths in the same time due to etch lag, and see in Fig. 3B filling the first and second openings with conductive material 36B, 46B. The features of claim 2 would also be known, see underlayer 14 over substrate 10 and device 12. Further, a non linear relation of etch lag is derivable from Fig. 7 (as to claim 3).

Based on this understanding, there would no longer be a single general inventive concept in the sense of Rule 13.1 PCT, resulting in a lack of unity as to the remaining dependent claims 4, 5, and also as to second independent claim 8. However, since the invention may have been misinterpreted due to the wrong drawings, inviting for the payment of additional search fees seemed to be inappropriate.

The applicant's attention is drawn to the fact that claims, or parts of claims, relating to inventions in respect of which no international search report has been established need not be the subject of an international preliminary examination (Rule 66.1(e) PCT). The applicant is advised that the EPO policy when acting as an International Preliminary Examining Authority is normally not to carry out a preliminary examination on matter which has not been searched. This is the case irrespective of whether or not the claims are amended following receipt of the search report or during any Chapter II procedure.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/US 03/21282

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 6380087	B1	30-04-2002	NONE		
JP 05121369	A	18-05-1993	NONE		
US 6211058	B1	03-04-2001	US	5994780 A	30-11-1999