# **PCT**

#### WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup>: G06F 3/00, 9/455, 13/00, 9/26, 9/34, 12/00, 15/00, 9/45

(11) International Publication Number:

WO 96/38775

(43) International Publication Date:

5 December 1996 (05.12.96)

(21) International Application Number:

PCT/US96/05787

**A1** 

US

(22) International Filing Date:

25 April 1996 (25.04.96)

(81) Designated States: AU, CA, CN, JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

(30) Priority Data:

08/457,518

31 May 1995 (31.05.95)

Published


With international search report.

(71) Applicant: AST RESEARCH, INC. [US/US]; 16215 Alton Parkway, Irvine, CA 92718 (US).

(72) Inventors: HEFLINGER, Kenneth, A.; 743 North Elmwood Street, Orange, CA 92667 (US). AIYAR, Sanjay; 18671 Woodwind Lane, Anaheim, CA 92807 (US).

(74) Agent: ALTMAN, Daniel, E.; Knobbe, Martens, Olson and Bear, 16th floor, 620 Newport Center Drive, Newport Beach, CA 92660 (US).

(54) Title: A METHOD AND APPARATUS FOR LIMITING ACCESS TO A NONVOLATILE MEMORY DEVICE



(57) Abstract

A method and apparatus for limiting access to a nonvolatile memory device (50) by inserting access limiting circuitry (74, 80; 60, 62) between CPU generated read (OE#) and write (WE#) command signals being sent to the nonvolatile memory device (50) and the nonvolatile memory device itself such that write commands can be received and executed by the nonvolatile memory device (50) only when the CPU is in a System Management Mode, and such that read commands for protected addresses can be received and executed by the nonvolatile memory device (50) only when the CPU is in the System Management Mode, but is still able to receive and execute read commands for non-protected addresses regardless of the mode of the CPU. This feature can also be provided for the write command. The access limiting circuitry (74, 80; 60, 62) is therefore capable of preventing a virus program, or a malfunctioning operating system, from undesirably altering data in the nonvolatile memory device (50) since the operating system is preempted when the CPU is in the System Management Mode.

#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	<del>-</del>		Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	· IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
ВJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SG	Singapore
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LR	Liberia	SZ	Swaziland
CS	Czechoslovakia	LT	Lithuania	TD	Chad
CZ	Czech Republic	LU	Luxembourg	TG	Togo
DE	Germany	LV	Latvia	TJ	Tajikistan
DK	Denmark	MC	Monaco	TT	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	UG	Uganda
FI	Finland	ML	Mali	US	United States of America
FR	France	MN	Mongolia	UZ	Uzbekistan
GA	Gabon	MR	Mauritania	VN	Viet Nam

-1-

# A METHOD AND APPARATUS FOR LIMITING ACCESS TO A NONVOLATILE MEMORY DEVICE

### FIELD OF THE INVENTION

This invention relates to computer systems, and more specifically to a method and apparatus for limiting access to a nonvolatile memory device by controlling when read and write commands are forwarded to the nonvolatile memory device for execution.

5

10

15

20

25

30

### BACKGROUND OF THE INVENTION

Most computer systems manufactured and sold today have a Basic Input/Output System (BIOS) which is typically stored in a nonvolatile flash memory device on the motherboard of the computer system. A flash memory device is a type of high-density nonvolatile semiconductor memory that offers fast access times along with the ability to be reprogrammed without being removed from the computer system, and is therefore desirable for uses requiring frequent programming since they can be electrically erased and rewritten many times. However, a flash memory device can also be bulk-erased in seconds. Thus, undesired access to the flash memory device for a few seconds could result in the erasure and/or rewriting of the data stored in the flash memory device. In addition to the BIOS, additional data such as peripheral "plug and play" data may be stored in the flash memory device as well.

As is known and understood by persons of ordinary skill in the art, the nonvolatile memory is accessed by a Central Processing Unit (CPU) for various purposes during operation of the computer system. The term "access" is used herein to describe the ability to send read, write, erase, and rewrite commands to the nonvolatile memory device for execution. Typically, write commands are preceded by an erase command comprising a predetermined data string.

These access commands to the nonvolatile memory device are typically initiated by the operating system software. However, providing operating system control over access to the nonvolatile memory device may cause certain problems. For example, if a software virus is present, or if the operating system

is malfunctioning, it is possible that the virus may intentionally access the nonvolatile memory device by requesting the operating system to do so, or it is possible that the malfunctioning operating system may accidentally access the nonvolatile memory device, both of which could cause loss or damage to the existing data.

Therefore, it is desirable to prevent maliciously intentional, or accidental, erasures of and rewrites to the nonvolatile memory device. Furthermore, in certain situations, it is desirable to prevent the execution of read commands from certain portions of the nonvolatile memory device as well. For example, although certain data in the nonvolatile memory device must be made available to the operating system software, other data may need to be protected from maliciously intentional or accidental reads. For example, a user's password may be stored in the nonvolatile memory device, and it is desirable to be able to restrict access to this data in some way.

15

20

10

5

A prior art solution to some of the above mentioned problems has been to allow access to the nonvolatile memory device only if a "proprietary command" is inputted to the keyboard controller. Once this command is received, the keyboard controller "unlocks" the nonvolatile memory device, thereby providing access to it. A problem with this approach is that once the nonvolatile memory device is unlocked, the operating system is still in control. In other words, if a virus is programmed to do so, or if the operating system malfunctions in a certain way, the unlocked nonvolatile memory device is still vulnerable to maliciously intentional or accidental access, and the operating system can send undesired read, write and/or erase and rewrite commands to the nonvolatile memory device for execution.

25

30

Another problem with the prior art solution mentioned above is that the operating system may interfere with the process of sending the "proprietary command" to the keyboard controller by interrupting the process and attempting to communicate with the keyboard controller. The keyboard controller commands are multiple byte sequences sent from the host Central Processing Unit (CPU) to the keyboard controller in a specific sequence. The operating system

-3-

sends commands and receives data from the keyboard controller to perform such functions as reading keystrokes from the keyboard, and various other functions. Because the operating system remains in control of the system, it may attempt to communicate with the keyboard controller while the multiple byte sequence to "unlock" the nonvolatile memory device is taking place. This will cause the keyboard to receive part of the proprietary unlock command and part of the operating system's command, thus confusing the keyboard controller, and making the results unpredictable. This makes it impossible to reliably send a proprietary command to the keyboard controller to unlock the device.

10

5

Therefore, a better solution is needed to limit access, and prevent operating system control over access, to the nonvolatile memory device without increasing the likelihood of crashing the system due to keyboard controller conflicts.

#### SUMMARY OF THE INVENTION

15

A method and apparatus of the present invention for limiting access to a nonvolatile memory device provides a way to prevent unauthorized access to the nonvolatile memory device, and is designed not to increase the likelihood of crashing the system due to keyboard controller conflicts.

20

The method and apparatus of the present invention is implemented by taking a read or a write command signal (read/write) being sent from a core logic to the nonvolatile memory device and logically combining that signal with an SMIACK (System Management Interrupt Acknowledge) signal, which indicates that the CPU is in the System Management Mode, in such a way so as to prevent forwarding of the read/write command signal to the nonvolatile memory device unless the read/write command signal and the SMIACK signal are both "active".

25

30

Core logic is used to generate various signals on the motherboard in order to control various components. One of these components is the nonvolatile memory device that holds the system BIOS code, and in certain cases the "plug and play" code. The signals created by the core logic include the memory read, memory write, chip enable, and power down signals to the nonvolatile memory device. All computer systems have some form of core logic in them. In the

-4-

early days of the computer industry, the core logic was referred to as the "control unit" or the "sequencer".

In a preferred embodiment, the active state is represented by a logical zero, or a low state. In other words, a read/write command signal which is sent to the nonvolatile memory device when the CPU is not in the System Management Mode will be prevented from reaching the nonvolatile memory device. Only read/write command signals sent to the nonvolatile memory device while the system is in the System Management Mode will be received by the nonvolatile memory device and executed. However, read commands sent for non-protected addresses in the nonvolatile memory device are allowed to be received by the nonvolatile memory device even if the CPU is not in the System Management Mode.

5

10

15

20

25

30

This unique approach provides benefits previously unavailable in the prior art. First, since the System Management Mode interrupts the operating system, the operating system no longer has control over access to the nonvolatile memory device. Therefore, a virus or a malfunctioning operating system cannot intentionally or accidentally alter the data stored in the nonvolatile memory device. Second, since the keyboard controller is not being used to "unlock" the nonvolatile memory device, there are no potential conflicts raised between the operating system communicating with the keyboard controller and the unlocking mechanism.

By implementing access limiting circuitry between the read/write command signals and the pins of the nonvolatile memory device, variations in the level of access to the nonvolatile memory device can be achieved. For example, read commands can be limited only to certain non-protected addresses of the nonvolatile memory device, with System Management Mode status required before certain protected addresses of the nonvolatile memory device can be read. Another example is to implement access limiting circuitry to prevent all erase/rewrite or write commands from being forwarded to the nonvolatile memory device unless the CPU is in the System Management Mode.

-5-

Accordingly, it is an object of the present invention to provide an improved method and apparatus for limiting access to a nonvolatile memory device.

It is a further object of the present invention to limit access to the nonvolatile memory device so that write commands are forwarded to the nonvolatile memory device only during System Management Mode for execution.

5

10

15

20

25

30

An additional object of the present invention is to limit access to certain protected addresses of the nonvolatile memory device so that read commands from these certain addresses are forwarded to the nonvolatile memory devices for execution only during the System Management Mode.

Another object of the present invention is to provide a method of limiting access to the nonvolatile memory device in various degrees by modifying the design of the access limiting circuitry which is placed between various CPU generated command signals being sent to the nonvolatile memory device and the nonvolatile memory device itself.

Further objects and advantages of the present invention will become apparent from a consideration of the drawings and ensuing description.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a circuit diagram illustrating access limiting circuitry connected between CPU generated read and write command signals being sent to a nonvolatile memory device and the pins of a dual-in-line package (DIP) nonvolatile flash memory device.

#### DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

FIG. 1 is a circuit diagram illustrating access limiting circuitry connected between CPU (not shown) generated read and write command signals being sent to a nonvolatile memory device 50 and the pins of a dual-in-line package (DIP) nonvolatile flash memory device 50. In a preferred embodiment, the nonvolatile memory device 50 is an Intel<sup>®</sup> 28F001Bx 1MB flash memory device comprising 32 pins. Each pin name or function is discussed below in conjunction with its corresponding pin number. For example, Vpp 1 is pin 1 and is usually tied to

a 12 volt power supply, GND 16 is pin 16 and is usually tied to the ground plane on the motherboard, and Vcc 32 is pin 32 and is usually tied to a 5 volt power supply.

5

10

15

20

25

30

The nonvolatile memory device 50 is typically placed in communication with an address bus 52 having seventeen address lines labeled  $A_0$ - $A_{16}$  which is connected to pins 2-12, 23, and 25-29, as shown in FIG. 1. The nonvolatile memory device 50 is also capable of being connected to a data bus (not shown) having eight data lines labeled  $DO_0$ - $DO_7$  which is capable of being connected to pins 13-15 and 17-21. It is to be understood that a person of ordinary skill in the art is capable of implementing these data line pins into a typical motherboard. Accordingly, these data lines, as well as certain other connections, are not shown in FIG. 1 so that the access limiting circuitry of the present invention can be more clearly shown and discussed.

In addition to the above mentioned pins, there is a chip enable CE# 22 pin, an output enable OE# 24 pin, a power down PWD# 30 pin, and a write enable WE# 31 pin. The "#" on these labels signify that these pins are active low, rather than active high. In other words, to write enable the nonvolatile memory device 50, a logical zero must be present on the WE# 31 pin. If a logical one is present on the WE# 31 pin, then the write enable function will not be enabled. The connection and operation of these "enable" pins, sometimes referred to as "command signals", are well known to those of ordinary skill in the art, and are therefore discussed below without further explanation.

It is to be understood that the method and apparatus of the present invention for limiting access to the nonvolatile memory device 50 can be implemented using a number of various circuit configurations to achieve the same operational and functional result.

For example, to achieve a desired function or operation from a circuit, the desired circuit may be designed to make use of the available components or logical elements in various chips already on a specific circuit board, rather than designing the circuit from scratch and requiring the addition of components not available on the specific circuit board. In a preferred embodiment, the logic

-7-

elements of the access limiting circuitry of FIG. 1 are utilized to implement the desired circuit based upon elements readily available to the designers. It is to be understood that the nonvolatile memory devices of various computer manufacturers may be designed more efficiently using different logic elements to perform the same function by a person of ordinary skill in the art.

5

10

15

20

25

30

Although variations of a given circuit can be designed by a person of ordinary skill in the art, the concepts and teachings of the present invention are novel, and as such, the placement of access limiting circuitry between various command signals being sent from the CPU (not shown) to the pins of the nonvolatile memory device 50 provides benefits not found in the prior art.

Typically, a write enable signal and a read enable signal coming from the CPU enables the CPU to read and write data to and from the nonvolatile memory device 50. As discussed previously, there are certain disadvantages to such a configuration. Accordingly, the method and apparatus of the present invention requires that the CPU be in a System Management Mode prior to forwarding write commands, as well as read commands for protected addresses, to the nonvolatile memory device 50 for execution.

Since the write enable WE# 31 pin and the read or equivalent output enable OE# 24 pin are labeled with a "#", the write enable and the output enable functions will only be active when a low state or a logical zero is present on these pins. Accordingly, when there is no request for a write or output (read) command, pins 31 and 24 respectively will sense a high state or logical one.

It is to be understood that with the novel objectives of the present invention in mind, a person of ordinary skill in the art will be able to analyze the circuit diagram of FIG. 1 and understand the operation of the circuit necessary to implement the desired goals of the present invention, namely, to prevent writes to the nonvolatile memory device 50 unless the CPU is in the System Management Mode, and to prevent reads from protected addresses within the nonvolatile memory device 50 unless the CPU is in the System Management Mode, while still allowing reads from unprotected addresses when not in the System Management Mode.

-8-

#### WRITE COMMAND CIRCUITRY:

WO 96/38775

5

10

15

20

25

30

One of the objectives of the present invention is to provide access limiting circuitry that will only forward write enable commands to the nonvolatile memory device 50 when the CPU is in the System Management Mode. This is accomplished in the following way.

In a preferred embodiment, an SMI acknowledge (SMIACK) signal is generated by the CPU when the CPU is in the System Management Mode. The SMI acknowledge signal is labeled SMIACK# 56 and is active low. In other words, if SMIACK# 56 is a logical zero or in a low state, then that means that the CPU is in the System Management Mode, and if SMIACK# 56 is a logical one or in a high state, then that means that the CPU is not in the System Management Mode.

If a write command is generated, then the WE# 54 signal goes from an inactive high state to an active low state. Previously, the active low state WE# 54 command signal would go all the way to the WE# 31 pin of the nonvolatile memory device without interruption, thereby enabling the write command. In the present invention, however, the active low state WE# 54 command signal is inputted into a first switch 64, and the SMIACK# 56 signal is inputted into a first NAND gate 60. The other input 58 to the NAND gate 60 is always tied to a logical one, or a high state. Therefore, if SMIACK# 56 is low, i.e. the CPU is in the System Management Mode, then a low state signal at line 56 and a high state signal at line 58 is inputted to the NAND gate 60 which provides a high output at line 62. If line 62 is high, then the line 62 input to the first switch 64 is high. When the line 62 input to the first switch 64 is high, then the WE# 54 command signal passes through to the nonvolatile memory device 50 as if the first switch 64 were a short between line 54 and line 66. Accordingly, whenever the CPU is in the System Management Mode, the WE# 54 command signal is passed through the first switch 64 to line 66 and then to line 68 and then provided as an input to the WE# 31 pin.

If the SMIACK# 56 signal is in a high state, i.e. the CPU is not in the System Management Mode, then the high state signal at line 56 and the high state

signal at line 58 are inputted to the NAND gate 60 which provides a low state output on line 62. If line 62 is a low state signal input to the first switch 64, then output line 66 from the switch 64 is in effect disconnected and resistor R2 in conjunction with the voltage from Vcc pulls up line 68 to a high state, or a logical one, thereby preventing the write enable pin WE# 31 from being activated. Therefore, when the CPU is not in the System Management Mode, i.e. SMIACK# 56 is in a high state, it doesn't matter whether the CPU is sending an active low or inactive high WE# 54 signal. The nonvolatile memory device 50 will only receive an inactive high signal at the WE# 31 pin.

#### READ OR OUTPUT ENABLE COMMAND CIRCUITRY:

Another objective of the present invention is to provide access limiting circuitry that will only forward read enable or output enable commands for protected addresses to the nonvolatile memory device 50 when the CPU is in the System Management Mode, but will forward read enable or output enable commands for non-protected addresses even if the CPU is not in the System Management Mode. An address decoder 70 is designed to provide a high state output at line 72 if the requested address at address bus 52 is a protected address, and to provide a low state output at line 72 if the requested address at address bus 52 is a non-protected address.

20

25

30

15

5

10

If SMIACK# 56 is in a high state, i.e. the CPU is not in System Management Mode, and a requested address on the address bus input 52 to the address decoder 70 is a protected address, then the inputs to NAND gate 74 are the high state signal 56 and the high state signal 72, which results in a low state NAND gate 74 output on line 76. As similarly discussed above, a low state signal on line 76 inputted to a second switch 80 in effect disconnects the second switch 80 output line 82 from input line 78. The resistor R1 in conjunction with the voltage from Vcc pulls line 84 to a high state, thereby providing an inactive high state signal to the OE# 24 pin. Thus, a request for output is not enabled if the CPU is not in the System Management Mode and the request is for a protected address.

5

10

15

20

25

30

If the requested address is not protected such that output 72 is in a low state, then regardless of the state of signal 56, the NAND gate 74 provides a high state signal at the output line 76. The high state line 76 is provided as an input to the second switch 80. A high state signal on line 76 to the second switch 80 allows the OE# 78 signal to pass through the second switch 80 to the nonvolatile memory device 50, and to the OE# 24 pin. If the OE# 78 signal is low, i.e. active, then the read enable or output enable to the nonvolatile memory device 50 is activated. In other words, even if the CPU is not in the System Management Mode, if the output request is for a non-protected address, the request will be forwarded to the nonvolatile memory device 50.

If SMIACK# 56 is low, i.e. the CPU is in System Management Mode, then regardless of whether input 72 is in a high state or low state, the low state input 56 to the NAND gate 74 will provide a high state output signal 76 as an input to the second switch 80, thereby allowing the OE# 78 signal to pass through. This is true for both protected and non-protected addresses.

It is to be understood that the output 72 from the address decoder 70 can be connected to the input 58 of the first NAND gate 60 with a line 86 shown as a dotted line in FIG. 1. In this way, the same flexibility available for read commands are also made available for write commands. For example, if line 86 is included in the circuit, the write command circuitry is now designed to allow write commands for non-protected addresses to be forwarded to the nonvolatile memory device 50 regardless of whether the CPU is in the System Management Mode. However, the write command will not be forwarded to the nonvolatile memory device 50 if the write command is for protected addresses unless the CPU is in the System Management Mode.

Accordingly, by providing access limiting circuitry between CPU generated command signals being sent to the nonvolatile memory device and the nonvolatile memory device itself, the present invention provides benefits not previously available in the prior art.

While the above description contains many specificities, these should not be construed as limitations on the scope of the invention, but rather as an

-11-

exemplification of preferred embodiments thereof. Many other variations are possible. For example, access for purposes other than writing or outputting data to and from the nonvolatile memory device can be controlled and limited according to the desires of a circuit designer by implementing the teachings of the present invention. In addition, various equivalent circuits can be designed to perform the objectives of the present invention. Any circuit designed to perform the basic objectives of the present invention are expressly contemplated by the disclosure of this specification.

5

5

10

20

25

#### WHAT IS CLAIMED IS:

- 1. An apparatus for limiting access to a nonvolatile memory device in a computer system comprising:
  - a circuit for receiving a signal being sent to said nonvolatile memory device and for forwarding said signal to said nonvolatile memory device only when said computer system is in a system management mode.
- 2. The apparatus of Claim 1, wherein said signal is a write command signal.
- 3. The apparatus of Claim 1, wherein said signal is a read command signal.
  - 4. The apparatus of Claim 1, wherein said signal is an output command signal.
  - 5. The apparatus of Claim 1, further comprising an address decoder designed to indicate protected addresses and non-protected addresses.
- 15 6. The apparatus of Claim 5, wherein said signal is a read command signal for data stored in a protected address.
  - 7. The apparatus of Claim 5, wherein said signal is an output command signal for data stored in a protected address.
  - 8. The apparatus of Claim 5, wherein said signal is a write command signal for data stored in a protected address.
  - 9. The apparatus of Claim 5, wherein said signal is a read command signal for data stored in a non-protected address, and wherein said circuit is further designed to allow said read command signal for data stored in said non-protected address to be forwarded to said nonvolatile memory device even if said computer system is not in said system management mode.
  - 10. The apparatus of Claim 5, wherein said signal is an output command signal for data stored in a non-protected address, and wherein said circuit is further designed to allow said output command signal for data stored

in said non-protected address to be forwarded to said nonvolatile memory device even if said computer system is not in said system management mode.

11. The apparatus of Claim 5, wherein said signal is a write command signal for data stored in a non-protected address, and wherein said circuit is further designed to allow said write command signal for data stored in said non-protected address to be forwarded to said nonvolatile memory device even if said computer system is not in said system management mode.

5

10

15

20

25

12. An apparatus for limiting access to a nonvolatile memory device in a computer system comprising:

a first circuit comprising logical elements functioning as an interface to said nonvolatile memory device for forwarding a write command signal to said nonvolatile memory device only if said computer system is in a system management mode.

## 13. The apparatus of Claim 12, further comprising

a second circuit comprising logical elements functioning as an interface to said nonvolatile memory device for forwarding a read command signal to said nonvolatile memory device only if said computer system is in said system management mode.

- 14. The apparatus of Claim 13, wherein said second circuit further comprises an address decoder designed to indicate protected addresses and non-protected addresses.
- 15. The apparatus of Claim 14, wherein said second circuit forwards said read command signal for data stored in a protected address to said nonvolatile memory device only if said computer system is in said system management mode.
- 16. The apparatus of Claim 15, wherein said second circuit forwards said read command signal for data stored in a non-protected address to said nonvolatile memory device regardless of whether said computer system is in said system management mode.

WO 96/38775

-14-

The apparatus of Claim 14, wherein said first circuit and said 17. second circuit are interconnected to forward said write command signal for data stored in a non-protected address to said nonvolatile memory device regardless of whether said computer system is in said system management mode.

5

18. A method of limiting access to a nonvolatile memory device comprising the following steps:

intercepting a signal being sent to said nonvolatile memory device. determining whether a computer system is in a system management mode, and

10

allowing said signal to be forwarded to said nonvolatile memory device only if said computer system is in said system management mode.

19. The method of Claim 18, wherein said signal is a write command signal.

15

- 20. The method of Claim 18, wherein said signal is a read command signal.
  - 21. The method of Claim 20, further comprising the following steps: determining whether said read command signal is for data stored in a protected address or a non-protected address, and

20


allowing said read command signal to be forwarded to said nonvolatile memory device regardless of whether said computer system is in said system management mode only if said read command signal is for data stored in said non-protected address.

25

22. The method of Claim 19, further comprising the following steps: determining whether said write command signal is for data stored in a protected address or a non-protected address, and

allowing said write command signal to be forwarded to said nonvolatile memory device regardless of whether said computer system is in said system management mode only if said write command signal is for data stored in said non-protected address.

30



2

.)

#### INTERNATIONAL SEARCH REPORT

International application No. PCT/US96/05787

A. CLASSIFICATION OF SUBJECT MATTER  IPC(6) :G06F 3/00, 9/455, 13/00, 9/26, 9/34, 12/00, 15/00, 9/45  US CL :Please See Extra Sheet.  According to International Patent Classification (IPC) or to both national elessification and IPC							
	According to International Patent Classification (IPC) or to both national classification and IPC  B. FIELDS SEARCHED						
	documentation searched (classification system follower	ed by classification symbols)					
Ī	395/500, 700, 800, 650, 430, 490, 195, 416, 412, 4		0/4, 25				
Documenta	tion searched other than minimum documentation to th	ne extent that such documents are included	in the fields searched				
	data base consulted during the international search (n , STN, APS	ame of data base and, where practicable	, search terms used)				
C. DOC	UMENTS CONSIDERED TO BE RELEVANT						
Category*	Citation of document, with indication, where a	ppropriate, of the relevant passages	Relevant to claim No.				
Υ	US, A, 4,519,032 (MENDELL) 2 figures	1 MAY 1985, cols 1-18,	1-22				
X,P	US, A, 5,469,557 (SALT ET AL) 2 1-6, figures	21 NOVEMBER 1995, cols	1-22				
Υ	US, A, 5,392,290 (BROWN ET a cols 1-12, figures	AL) 21 FEBRUARY 1995,	1-22				
Y	US, A, 4,959,860 (WATTERS ET acols 1-20 and figures	AL) 25 SEPTEMBER 1990,	1-22				
Α	US, A, 5,406,508 (HAYASHIBAR) 10	A) 11 APRIL 1995, cols 1-	1-22				
Y	US, A, 5,371,793 (KIMURA) 06 D	DECEMBER 1994, cols 1-8	1-22				
X Furth	er documents are listed in the continuation of Box C	See patent family annex.					
"A" doc	Special categories of cited documents:  T"  later document published after the international filing date or priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conflict with the application but cited to understand the priority date and not in conf						
*E* ear	be part of particular relevance lier document published on or after the international filing date	ents are listed in the continuation of Box C.  See patent family annex.  T*  later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  the published on or after the international filing date  "X"  document of particular relevance; the claimed invention cannot be considered novel or cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone					
cite	nument which may throw doubts on priority claim(s) or which is at to establish the publication date of another citation or other cial reason (as specified)		e claimed invention cannot be				
me	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art						
"P" doc the	document published prior to the international filing date but later than "&" document member of the same patent family the priority date claimed						
Date of the	te of the actual completion of the international search  Date of mailing of the international search report						
15 JULY	15 JULY 1996 07 AUG 1996						
Commission Box PCT	ame and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231  Authorized officer  JACQUES H. LOUIS-JACQUES						
Facsimile N	o. (703) 305-3230	Telephone No. (703) 305-9600	•				

#### INTERNATIONAL SEARCH REPORT

International application No. PCT/US96/05787

C (Continua	ation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No	
X	US, A, 5,206,938 (FUJIOKA) 27 APRIL 1993, cols 1-6 and figures	1-22	
X	US, A, 5,084,843 (MITSUISHI ET AL) 28 JANUARY 1992, col 1-34 and figures	s 1-22	
X	US, A, 4,590,552 (GUTTAG ET AL) 20 MAY 1986, cols 1-12 and figures	1-22	
X	US, A, 4,521,853 (GUTTAG) 04 JUNE 1985, cols 1-10 and figures	1-22	
X	US, A, 4,521,852 (GUTTAG) 04 JUNE 1985, cols 1-10 and figures	1-22	
		,	
:			
	·		
:			
;			

# INTERNATIONAL SEARCH REPORT

International application No. PCT/US96/05787

JS CL : 95/500, 700, 800, 0	650, 430, 490, 195, 4	16, 412, 471, 472, 4	435, 496; 364/dig.1	. dig.2: 380/4, 25		
395/500, 700, 800, 650, 430, 490, 195, 416, 412, 471, 472, 435, 496; 364/dig.1, dig.2; 380/4, 25						

Form PCT/ISA/210 (extra sheet)(July 1992)★