

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



(10) International Publication Number

WO 2016/126517 A1

(43) International Publication Date

11 August 2016 (11.08.2016)

(51) International Patent Classification:

H01H 59/00 (2006.01) H01H 1/00 (2006.01)

(21) International Application Number:

PCT/US2016/015360

(22) International Filing Date:

28 January 2016 (28.01.2016)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/112,217 5 February 2015 (05.02.2015) US

(71) Applicant: CAVENDISH KINETICS, INC [US/US];  
2960 North 1st Street, San Jose, California 95134 (US).

(72) Inventors: VAN KAMPEN, Robertus Petrus; Spanjaardewaard 25, 5236 XR S-Hertogenbosch (NL). GADDI, Roberto; Dr. Ariensstraat 1, 5213 VS S-Hertogenbosch (NL). KNIPE, Richard L.; 4101 Country Road 1006, McKinney, Texas 75071 (US).

(74) Agents: VERSTEEG, Steven H. et al.; 24 Greenway Plaza, Suite 1600, Houston, Texas 77046-2472 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: DVC UTILIZING MIMS IN THE ANCHOR

## FIGURE 5E



(57) Abstract: The present disclosure generally relates to a MEMS DVC utilizing one or more MIM capacitors located in the anchor of the DVC and an Ohmic contact located on the RF-electrode. The MIM capacitor in combination with the ohmic MEMS device ensures that a stable capacitance for the MEMS DVC is achieved with applied RF power.

WO 2016/126517 A1

## DVC UTILIZING MIMS IN THE ANCHOR

### **BACKGROUND OF THE DISCLOSURE**

#### **Field of the Disclosure**

**[0001]** Embodiments of the present disclosure generally relate to a radio frequency (RF) digital variable capacitor (DVC) units for RF tuning and impedance matching.

#### **Description of the Related Art**

**[0002]** MEMS capacitors can show non linear behavior when operated as a capacitor. This is a problem for RF applications when signals transmitted at one frequency can leak into other frequency channels. One measure of this is the IP3 value or the value of input at which the third order nonlinearity times the input voltage or current is equal to the first order term times the input voltage or current.

**[0003]** With a MEMS capacitor, as the power increases on the RF line, an increasing voltage is dropped across the oxide between the RF line and the MEMS cantilever. Even though the MEMS device may be in mechanical contact with the oxide layer, any roughness or asperities at that interface can result in a small change in the gap (between the RF electrode and the MEMS device) as a function of applied power. This change in gap results in a change in the maximum capacitance as a function of power. Thus a modulation in power can then lead to a modulation in frequency and to more signals being found outside the desired frequency window.

**[0004]** Therefore, there is a need in the art for a MEMS DVC with a stable capacitance vs RF input power.

### **SUMMARY OF THE DISCLOSURE**

**[0005]** The present disclosure generally relates to a MEMS DVC utilizing one or more MIM capacitors. The MIM capacitor may be integrated into the MEMS device itself and may be disposed on the anchor of the MEMS device.

**[0006]** In one embodiment, a DVC comprises a substrate having at least one RF electrode and at least one anchor electrode disposed therein; an insulating layer disposed on the at least one anchor electrode; a conductive layer disposed on the insulating layer, wherein the at least one anchor electrode, insulating layer and conductive layer form a MIM capacitor; at least one MEMS bridge disposed over the substrate and coupled to the conductive layer, the at least one MEMS bridge movable from a position spaced a first distance from the RF electrode and a position spaced a second distance from the RF electrode that is less than the first distance.

**[0007]** In another embodiment, a method of making a DVC comprises forming a plurality of electrodes over a substrate, wherein at least one electrode is an anchor electrode and at least one electrode is an RF electrode; depositing an insulating layer over the plurality of electrodes; removing at least a portion of the insulating layer to expose at least a portion of the RF electrode; depositing a conductive layer over the insulating layer and exposed RF electrode; removing selected portions of the conductive layer; forming an ohmic contact over a portion of the conductive layer; forming a MEMS bridge in contact with the ohmic contact.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

**[0008]** So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.

**[0009]** Figure 1 is a schematic top view of a MEMS DVC according to one embodiment.

**[0010]** Figures 2A and 2B are schematic top and cross-sectional illustrations of the MEMS device of the MEMS DVC of Figure 1.

[0011] Figures 3A, 3B and 3C are schematic top and cross-sectional illustrations of an individual switching element in the MEMS device of the MEMS DVC of Figure 1.

[0012] Figure 4 is a graph comparing the resistance for the MEMS DVC of Figure 1 and a fixed MIM-cap.

[0013] Figures 5A-5E are schematic illustrations of a MEMS DVC at various stages of fabrication according to one embodiment.

[0014] To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation.

### **DETAILED DESCRIPTION**

[0015] The present disclosure generally relates to a MEMS DVC utilizing one or more MIM capacitors. The MIM capacitor may be disposed on the anchor of the MEMS device.

[0016] In this disclosure, the MEMS variable capacitor is converted into a resistive switch which then switches in a metal insulator metal (MIM) capacitor with conformal coatings of insulator and then metal over the first metal. Such a capacitor is more robust to high voltages and the high mechanical pressures induced by the voltage drop across the insulator, because the forces are evenly distributed over the interfaces. With the MEMS acting as a resistive switch, a low resistance is needed to get a good value for Q. To achieve a low resistance one normally requires a large MEMS device that can apply large forces to the contacts. The problem with a large MEMS device is that it switches slowly. Also each MEMS switch needs to be able to sustain the current through the MIM capacitor. With large values of the MIM capacitor, the current through the MEMS-switch can become very high which is a potential reliability issue. To avoid this, many small MEMS devices in parallel can be used. Each MEMS device connects to a small

MIM capacitor and only needs to supply a limited current. Although each contact has a reasonably large resistance, the total combined value of all parallel devices is small.

**[0017]** Figure 1 shows a possible implementation of the resistively switched digital variable capacitor shown from the top. It contains an array of small hybrid Ohmic-MIM cells 3. The RF connections 1 and 4 to each cell are on opposite ends. Each cell contains an array of (5 to 40) small Ohmic-MIM switches 5 working in parallel. All switches 5 in a single cell 3 are actuated at the same time and provide a minimum capacitance when turned off or a maximum capacitance when turned on. Multiple cells can be grouped to result in a binary control-scheme so that the total capacitance between the RF connections 1 and 4 can be tuned with a digital control of 1 to 8 bits resolution.

**[0018]** Figure 2A shows the top view of the Ohmic-MIM cell marked as 3 in Figure 1. The cell contains an array of Ohmic-MIM switches 5. Underneath the switches there is an RF electrode 11 and pull-in electrodes 12 and 13 to actuate the switches to the down-position (switch closed).

**[0019]** Figure 2B shows the side view with pull up electrode 15 to actuate the switches to the up-position (switch open), cavity 16 and underlying substrate layer 17. The substrate can contain multiple metal levels for interconnect and also CMOS active circuitry to operate the device.

**[0020]** Figure 3A shows a top view of one of the switches in the array marked as 5 in Figures 1 and 2A. The pull-in electrodes are marked with 12 and 13 and the RF-electrode is marked with 11.

**[0021]** Figure 3B shows a cross-section view of the switch. The switch element contains a stiff bridge consisting of conductive layers 20, 22 which are joined together using an array of vias 21. Layer 20 may not extend all the way to the end of the structure, making layer 20 shorter in length than layer 22. The MEMS bridge is suspended by legs 14 formed in the lower layer 22 of the MEMS bridge and anchored with via 23 onto conductor 8. This allows for a stiff plate-section and

compliant legs to provide a high contact-force while keeping the operating voltage to acceptable levels. Conductors 8 and 10 together with dielectric layer 9 form a Metal-Insulator-Metal (MIM) capacitor. The MEMS bridge is connected to the top-metal 8 of the MIM-capacitor through the anchor vias 23. This scheme allows to set the maximum on-capacitance of the switch by sizing the MIM capacitor in the anchor accordingly. The off-capacitance of the switch is dominated by the dimensions of the small RF electrode 11 and is to a large degree independent of the maximum capacitance set by the MIM.

**[0022]** Landing post 16 is conductive and makes contact with the conducting underside of the cantilever. 16B is a surface material on the conducting post that provides good conductivity, low reactivity to the ambient materials and high melting temperature and hardness for long lifetime. Although not shown in these figures, there may be an insulating layer over the top and underside of the conductive layers 20, 22. A hole can be made in the insulator on the underside of layer 22 in the landing post area to expose a conducting region 16C for the conducting post to make electrical contact with when the MEMS is pulled down. Typical materials used for the contacting layers 16, 16B, 16C include Ti, TiN, TiAl, TiAlN, AlN, Al, W, Pt, Ir, Rh, Ru, RuO<sub>2</sub>, ITO and Mo and combinations thereof. In the actuated down state layer 22 of the MEMS bridge may land on multiple bumps 15A, 15B, 15C and 15D, which are provided to avoid landing the MEMS bridge on the dielectric layer 9 above the pull-in electrodes 12, 13 which can lead to reliability issues. These bumps are generated at the same time as the top-plate 8 of the MIM capacitor and landing post 16B, 16C.

**[0023]** Above the MEMS bridge there is a dielectric layer 19 which is capped with metal 18 which is used to pull the MEMS up to the roof for the off state. Dielectric layer 19 avoids a short-circuit between the MEMS bridge and the pull-up electrode in the actuated-up state and limits the electric fields for high reliability. Moving the device to the top helps reduce the capacitance of the switch in the off state. The cavity is sealed with dielectric layer 17 which fills the etch holes used to remove the sacrificial layers. It enters these holes and helps support the ends of

the cantilevers, while also sealing the cavity so that there is a low pressure environment in the cavities.

**[0024]** Figure 3C shows an alternative embodiment of the switch, where the MEMS bridge consists of two layers 20, 22 which are joined together with an intermediate dielectric layer 24 and some vias 21 to electrically connect layer 20 and 22. Suitable materials for the dielectric layer 24 include silicon based materials including silicon-oxide, silicon-dioxide, silicon-nitride and silicon-oxynitride. The legs 14 are again defined in the lower layer 22 of the MEMS bridge. This allows for a stiff plate-section and compliant legs to provide a high contact-force while keeping the operating voltage to acceptable levels.

**[0025]** There are several advantages in implementing the full device with a large number of small ohmic-MIM switches. In general, breaking up the device in a large number of branches each one made of an ohmic switch with a very small MIM capacitor in series relaxes the requirements for the ohmic resistance value of each switch in order to achieve an overall small equivalent series resistance (ESR) and high device Q factor. Also only a small RF current will flow through each switch for a given rms voltage, because the small MIM capacitors limit the current through each switch, which minimizes reliability issues. Additionally, positioning the small MIM-capacitors in the anchor of the ohmic switch allows to size the maximum capacitance of the switch in the closed-state to a large degree independent of the minimum-capacitance in the open-state.

**[0026]** Figure 4 is a plot generated by a simulated analysis comparing an device implemented by just MIM capacitors (therefore of fixed capacitance value) with a device which introduces ohmic switches in series to all MIM capacitors in order to obtain a programmable C value; the device ESR of the MIM capacitors is 0.3ohm; adding the ohmic switches increases the ESR, but in order to have an ESR penalty of less than 0.1ohm it is sufficient to have each ohmic switch resistance to be below 60 ohms; this is taking advantage of the parallelization in the architecture made of a large number of very small ohmic-MIM switches.

## MEMS DVC Fabrication

[0027] Figures 5A-5D are schematic illustrations of a MEMS DVC 1100 at various stages of fabrication according to one embodiment. As shown in Figure 5A, the substrate 1102 has a plurality of electrodes 1104A-1104E formed therein. Electrodes 1104A, 1104E will form the bottom metal of the MIM capacitor, electrodes 1104B, 1104D will form the pull-in electrodes and electrode 1104C will form the RF electrode.

[0028] It is to be understood that the substrate 1102 may comprise a single layer substrate or a multi layer substrate such as a CMOS substrate having one or more layers of interconnects. Additionally, suitable material that may be used for the electrodes 1104A-1104E include titanium-nitride, aluminum, tungsten, copper, titanium, and combinations thereof including multi-layer stacks of different material.

[0029] As shown in Figure 5B, an electrically insulating layer 1106 is then deposited over the electrodes 1104A-1104E. Suitable materials for the electrically insulating layer 1106 include silicon based materials including silicon-oxide, silicon-dioxide, silicon-nitride and silicon-oxynitride. As shown in Figure 5B, the electrically insulating layer 1106 is removed over the RF electrode 1104C to expose the underlying electrode 1104C.

[0030] Electrically conductive material 1108 may then be deposited over the electrically insulating layer 1106 as shown in Figure 5C. The electrically conductive material 1108 provides the direct electrical connection to the RF electrode 1104C. Additionally, the electrically conductive material 1108 provides the upper “metal” in the MIM capacitors located above electrodes 1104A, 1104E. Suitable materials that may be used for the electrically conductive material 1108 include titanium, titanium nitride, tungsten, aluminum, combinations thereof and multilayer stacks that include different material layers. On top of conductive material 1108 a thin layer of conductive contact material 1110 is deposited which will provide the Ohmic contact to the MEMS bridge in the landed-down state. Suitable materials that may be used for the electrically conductive contact material 1110 include W, Pt, Ir, Rh, Ru, RuO<sub>2</sub>,

ITO and Mo.

**[0031]** During patterning of the electrically conductive materials 1108, 1110 also multiple electrically isolated bumps 1112 can be formed over the electrically insulating layer 1106. These provide additional mechanical support to the plate in the actuated-down state. Once the electrically conductive materials 1108, 1110 have been patterned, the remainder of the processing may occur to form the MEMS DVC 1100 shown in Figure 5D or the alternative embodiment in Figure 5E which uses a dielectric stiffener 1125 between the 2 plates of the MEMS bridge.

**[0032]** As noted above, the switching element 1114 may have insulating material coating the bottom surface thereof and thus, an area 1124 of exposed conductive material may be present that will land on the surface material 1110. An additional electrically insulating layer 1118 may be formed over the pull-off (i.e., pull-up) electrode 1120, and a sealing layer 1122 may seal the entire MEMS device such that the switching element 1114 is disposed within a cavity. During fabrication, sacrificial material is used to define the boundary of the cavity.

**[0033]** While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

**Claims:**

1. A DVC, comprising:
  - a substrate having at least one RF electrode and at least one anchor electrode disposed therein;
  - an insulating layer disposed on the at least one anchor electrode;
  - a conductive layer disposed on the insulating layer, wherein the at least one anchor electrode, insulating layer and conductive layer form a MIM capacitor; and
  - at least one MEMS bridge disposed over the substrate and coupled to the conductive layer, the at least one MEMS bridge movable from a position spaced a first distance from the RF electrode and a position spaced a second distance from the RF electrode that is less than the first distance.
2. The DVC of claim 1, further comprising an ohmic contact layer disposed on the conductive layer.
3. The DVC of claim 2, wherein the at least one MEMS bridge is coupled to the ohmic contact layer.
4. The DVC of claim 3, wherein the insulating layer is at least partially disposed on the RF electrode.
5. The DVC of claim 4, wherein at least a portion of the conductive layer is disposed on the RF electrode.
6. The DVC of claim 5, wherein the ohmic contact layer comprises a material selected from the group consisting of W, Pt, Ir, Rh, Ru, RuO<sub>2</sub>, ITO and Mo.
7. The DVC of claim 1, wherein the at least one anchor electrode comprises two anchor electrodes.
8. The DVC of claim 7, wherein each anchor electrode has at least a portion of

the insulating layer disposed thereon.

9. The DVC of claim 8, wherein at least a portion of the conductive layer is disposed on each anchor electrode.

10. The DVC of claim 1, wherein the at least one MEMS bridge comprises a plurality of MEMS bridge and wherein each MEMS bridge is coupled to the at least one anchor electrode.

11. The DVC of claim 10, wherein each MEMS bridge is coupled to a distinct conductive layer.

12. A method of making a DVC, comprising:

forming a plurality of electrodes over a substrate, wherein at least one electrode is an anchor electrode and at least one electrode is an RF electrode;

depositing an insulating layer over the plurality of electrodes;

removing at least a portion of the insulating layer to expose at least a portion of the RF electrode;

depositing a conductive layer over the insulating layer and exposed RF electrode;

removing selected portions of the conductive layer;

forming an ohmic contact over a portion of the conductive layer; and

forming a MEMS bridge in contact with the ohmic contact.

13. The method of claim 12, wherein the MEMS bridge is spaced from the RF electrode.

14. The method of claim 13, wherein a first portion of the ohmic contact is disposed on the conductive layer that is in contact with the RF electrode.

15. The method of claim 14, wherein MEMS bridge is spaced from the first

portion of the ohmic contact.

16. The method of claim 15, wherein a second portion of the ohmic contact is disposed on the insulating layer.

17. The method of claim 16, wherein the MEMS bridge is in contact with the second portion of the ohmic contact.

18. The method of claim 17, wherein the ohmic contact comprises a material selected from the group consisting of W, Pt, Ir, Rh, Ru, RuO<sub>2</sub>, ITO and Mo.

FIGURE 1





FIGURE 2A





**FIGURE 2B**

FIGURE 3A



## FIGURE 3B




FIGURE 3C









FIGURE 4




**FIGURE 5A**

**FIGURE 5B**

**FIGURE 5C**

**FIGURE 5D**

**FIGURE 5E**

# INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2016/015360

**A. CLASSIFICATION OF SUBJECT MATTER**  
INV. H01H59/00  
ADD. H01H1/00

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
H01H B81B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2005/248423 A1 (QIAN JIANGYUAN [US] ET AL) 10 November 2005 (2005-11-10) paragraph [0030]; figures 1-9	1-9
Y	-----	10,11
A	-----	12-18
Y	WO 2013/033613 A2 (CAVENDISH KINETICS INC [US]; GADDI ROBERTO [NL]; KNIPE RICHARD L [US];) 7 March 2013 (2013-03-07) abstract; figures 1-24	10,11
A	-----	1-9
A	US 2011/314669 A1 (STAMPER ANTHONY K [US] ET AL) 29 December 2011 (2011-12-29) abstract; figures 1-5	1-11
A	-----	1-11
A	US 2007/278075 A1 (TERANO AKIHISA [JP] ET AL) 6 December 2007 (2007-12-06) abstract; figures 4A, 4B	1-11
	-----	
	-/-	

Further documents are listed in the continuation of Box C.

See patent family annex.

\* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance  
"E" earlier application or patent but published on or after the international filing date  
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  
"O" document referring to an oral disclosure, use, exhibition or other means  
"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
21 April 2016	02/05/2016
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer  Rucha, Johannes

**INTERNATIONAL SEARCH REPORT**

International application No
PCT/US2016/015360

**C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2010/328840 A1 (YAMAZAKI HIROAKI [JP]) 30 December 2010 (2010-12-30) abstract -----	1-18

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2016/015360

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
US 2005248423	A1	10-11-2005	US 2005248423	A1	10-11-2005
			US 2008127482	A1	05-06-2008
			US 2008129426	A1	05-06-2008
<hr/>					
WO 2013033613	A2	07-03-2013	CN 103843090	A	04-06-2014
			EP 2751818	A2	09-07-2014
			JP 2014525668	A	29-09-2014
			KR 20140073508	A	16-06-2014
			US 2014300404	A1	09-10-2014
			WO 2013033613	A2	07-03-2013
<hr/>					
US 2011314669	A1	29-12-2011	CA 2787130	A1	29-12-2011
			CA 2787161	A1	29-12-2011
			CN 102295263	A	28-12-2011
			CN 102295264	A	28-12-2011
			CN 102295265	A	28-12-2011
			CN 102906008	A	30-01-2013
			CN 102906009	A	30-01-2013
			CN 102906010	A	30-01-2013
			CN 102906011	A	30-01-2013
			CN 102906871	A	30-01-2013
			DE 112011102124	T5	02-05-2013
			DE 112011102130	T5	28-03-2013
			DE 112011102134	T5	04-04-2013
			DE 112011102135	T5	02-05-2013
			DE 112011102136	T5	04-04-2013
			GB 2494355	A	06-03-2013
			GB 2494359	A	06-03-2013
			GB 2494360	A	06-03-2013
			GB 2494600	A	13-03-2013
			GB 2494824	A	20-03-2013
			KR 20130020685	A	27-02-2013
			KR 20130039733	A	22-04-2013
			KR 20130118228	A	29-10-2013
			TW 201213225	A	01-04-2012
			TW 201219293	A	16-05-2012
			TW 201221465	A	01-06-2012
			US 2011314669	A1	29-12-2011
			US 2011315526	A1	29-12-2011
			US 2011315527	A1	29-12-2011
			US 2011315528	A1	29-12-2011
			US 2011316097	A1	29-12-2011
			US 2011316098	A1	29-12-2011
			US 2011316099	A1	29-12-2011
			US 2011316101	A1	29-12-2011
			US 2011318861	A1	29-12-2011
			US 2013221454	A1	29-08-2013
			US 2013234265	A1	12-09-2013
			US 2014166463	A1	19-06-2014
			US 2015041932	A1	12-02-2015
			US 2016055282	A1	25-02-2016
			US 2016060099	A1	03-03-2016
			US 2016060107	A1	03-03-2016
			US 2016083245	A1	24-03-2016
			US 2016096721	A1	07-04-2016
			US 2016099124	A1	07-04-2016
			WO 2011160985	A2	29-12-2011
			WO 2011160986	A1	29-12-2011

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No  
PCT/US2016/015360

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		WO 2011162949 A2	29-12-2011
		WO 2011162950 A2	29-12-2011
		WO 2011162953 A2	29-12-2011
<hr/>			
US 2007278075	A1 06-12-2007	CN 1922755 A DE 112004002746 T5 US 2007278075 A1 WO 2006011239 A1	28-02-2007 06-03-2008 06-12-2007 02-02-2006
<hr/>			
US 2010328840	A1 30-12-2010	JP 5208867 B2 JP 2011009446 A US 2010328840 A1	12-06-2013 13-01-2011 30-12-2010
<hr/>			